
# CMU 15-418/618: Parallel Computer Architecture and Programming Practice Exercise 2

## **Problem 1: A Yinzer Processor Pipeline (12 pts)**

Yinzer Processors builds a single core, single threaded processor that executes instructions using a simple four-stage pipeline. As shown in the figure below, each unit performs its work for an instruction **in one clock**. To keep things simple, assume this is the case for all instructions in the program, including loads and stores (memory is infinitely fast).

The figure shows the execution of a program with six **independent instructions** on this processor. *However, if instruction B depends on the results of instruction A, instruction B will not begin the IF phase of execution until the clock after WB completes for A.* 



- A. (1 pt) Assuming all instructions in a program are **independent** (yes, a bit unrealistic) what is the instruction throughput of the processor?
  - 1 Instruction per clock.
- B. (1 pt) Assuming all instructions in a program are **dependent** on the previous instruction, what is the instruction throughput of the processor?
  - 1/4 instruction per clock.
- C. (1 pt) What is the latency of completing an instruction?
  - 4 clocks
- D. (1 pt) Imagine the EX stage is modified to improve its throughput to two instructions per clock. What is the new overall maximum instruction throughput of the processor?

It is still 1 instruction per clock. Because even if EX can run faster two times more, the D stage which is before EX stage need to be completed first, however, since D stage also need 1 clock to complete, so EX is slowed down by D, it has to wait for 1/2 clock to execute, so the overall throughput is not changed.


E. (3 pts) Consider the following C program:

```
float A[100000];
float B[100000];
// assume A is initialized here

for (int i=0; i<100000; i++) {
    float x1 = A[i];
    float x2 = 2*x1;
    float x3 = 3 + x2;
    B[i] = x3;
}</pre>
```

Assuming that we consider only the four instructions in the loop body (for simplicity, disregard instructions for managing the loop), what is the average instruction throughput of this program? (Hint: You should probably consider at least two loop iterations worth of work).

1 instruction per clock.



F. (3 pts) Modify the program to achieve peak instruction throughput on the processor. Please give your answer in C-pseudocode.

```
for (int i = 0; i < 100000; i+=4) {
   float x10 = A[i];
   float x11 = A[i+1];
   float x12 = A[i + 2];
   float x13 = A[i + 3];
   float x20 = 2 * x10;
   float x21 = 2 * x11;
   float x22 = 2 * x12;
   float x23 = 2 * x13;
   float x30 = 3 + x20;
   float x31 = 3 + x21;
   float x32 = 3 + x22;
   float x33 = 3 + x23;
    float B[i] = x30;
   float B[i + 1] = x31;
   float B[i + 2] = x32;
   float B[i + 3] = x33;
```

G. (2 pts) Now assume the program is reverted to the original code.

```
for (int i=0; i<100000; i++) {
  float x1 = A[i];
  float x2 = 2*x1;
  float x3 = 3 + x2;
  B[i] = x3;
}</pre>
```

Given this C program, what feature could you add to the processor to obtain **peak instruction throughput** (100% utilization of execution resources)? Why? (For example: consider adding SIMD, hardware multi-threading, or a larger cache) You may not change how the instruction pipeline works or how it handles dependent instructions. You may not change the program.

I would add SIMD, because the SIMD can make us to compute much more data at the same instruction, since the loop is independent to each other.

For hardware multi-threading, if we can have more cores that can execute more instructions at the same clock, we will have much more throughput.

For a large cache, however, it is not going to improve the system's throughput, because we have assumed that the memory bandwidth is unlimited, so by introducing cache, we can only speed up the load and store speed which is unimportant in this question.

## **Problem 2: Parallel Histogram (8 pts)**

A sequential algorithm for generating a histogram from the values in a large input array input is given below. For each element of the input array, the code uses the function bin\_func to compute a "bin" the element belongs to (bin\_func always returns an integer between 0 and NUM\_BINS-1) and increments the count of elements in that bin.

You are given a massively parallel machine with N processors (yes, one per input element) and asked by a colleague to produce an efficient parallel histogram routine. To help you out, your colleague hands you a library with a highly optimized parallel sort routine.

```
void sort(int count, int* input, int* output);
```

The library also has the ability to execute a bulk launch of N independent invocations of an application-provided function using the following CUDA-like syntax:

```
my_function<<<N>>>(arg1, arg2, arg3...);
```

For example the following code (assuming current\_id is a built-in id for the current function invocation) would output:

```
void foo(int* x) {
    printf("Instance %d : %d\n", current_id, x[current_id]);
}
int A[] = {10,20,30}
foo<<<3>>>(A);

"Instance 0 : 10"
"Instance 1 : 20"
"Instance 2 : 30"
```

(question continued on next page)

Using only sort, bin\_func and bulk launch of any function you wish to create, implement a data-parallel version of histogram generation that makes good use of N processors. You may assume that the variable current\_id is in scope in any function invocation resulting from a bulk launch and provides the number of the current invocation.


```
// External function declarations. Your solution may or may not use all these functions.
void sort(int count, int* input, int* output);
int bin_func(float value);
// input: array of numbers, assume input is initialized
float input[N];
// output: assume all bins are initialized to 0
      histogram_bins[NUM_BINS];
  global__ void kernel(float *input, float *input map, int input len) {
  intput map[current id] = bin func(input[current id]);
void main(int argc, char *argv) {
  int input map[N] = \{0\};
  int input map sorted[\hat{N}] = {0};
  kernel<N>(input, intput map, N);
  sort(N, input map, intput map sorted);
  int i = 0;
  int prev index = intput map sorted[0];
  int prev_num = 1;
  for (i = 1; i < N; i++)
    int new index = intput map sorted[i];
    if (new index == prev index) {
       prev num++;
       continue;
    histogram bins[prev index] = prev num;
    prev index = new index;
    prev num = 1;
```

# SIMD Tree Search (Extra Challenge Problem)

# NOTE: This question is tricky. If you can answer this question you really understand SIMD execution!

The figure below shows a collection of line segments in 1D. It also shows a binary tree data structure organizing the segments into a hierarchy. Leaves of the tree correspond to the line segments. Each interior tree node represents a spatial extent that bounds all its child segments. Notice that sibling leaves can (and do) overlap. Using this data structure, it is possible to answer the question "what is the largest segment that contains a specified point" without testing the point against all segments in the scene.

For example, the answer for point p=0.15 is segment 5 (in node N5). The answer for the point p=0.75 is segment 11 in node N11.



On the following two pages, we provide you two CUDA functions, find\_segment\_1 and find\_segment\_2 that both compute the same thing: they use the tree structure above to find the id of the largest line segment that contains a given query point.

```
struct Node {
   float min, max; // if leaf: start/end of segment, else: bounds on all child segments.
                     // true if nodes is a leaf node
   bool leaf;
   int segment_id; // segment id if this is a leaf
   Node* left, *right; // child tree nodes
};
// -- computes segment id of the largest segment containing points[threadId]
// -- root_node is the root of the search tree
// -- each CUDA thread processes one query point
__global__ void find_segment_1(float* points, int* results, Node* root_node) {
  Stack<Node*> stack:
  Node* node:
  float max_extent = 0.0;
  // p is point this CUDA thread is searching for
  int threadId = threadIdx.x + blockIdx.x * blockDim.x;
  float p = points[threadId];
  results[threadId] = NO_SEGMENT;
  stack.push(root_node);
  while(!stack.size() == 0) {
    node = stack.pop();
    while (!node->leaf) {
      // [I-test]: test to see if point is contained within this interior node
      if (p \ge node \ge min \&\& p \le node \ge max) {
        // [I-hit]: p is within interior node... continue to child nodes
        push(node->right);
        node = node->left;
      } else {
        // [I-miss]: point not contained within node, pop the stack
        if (stack.size() == 0)
          return;
        else
          node = stack.pop();
     }
    }
    // [S-test]: test if point is within segment, and segment is largest seen so far
    if (p \ge node > min \&\& p \le node > max \&\& (node - > max - node - > min) > max_extent) {
       // [S-inside]: mark this segment as ''best-so-far''
       results[threadId] = node->segment_id;
       max_extent = node->max - node->min;
    }
 }
}
```

```
__global__ void find_segment_2(float* points, int* results, Node* root_node) {
  Stack<Node*> stack;
  Node* node;
  float max_extent = 0.0;
  // p is point this CUDA thread is searching for
  int threadId = threadIdx.x + blockIdx.x * blockDim.x;
  float p = points[threadId];
  results[threadId] = NO_SEGMENT;
  stack.push(root_node);
  while(!stack.size() == 0) {
    node = stack.pop();
    if (!node->leaf) {
       // [I-test]: test to see if point is contained within interior node
       if (p \ge node \ge min \& p \le node \ge max) {
          // [I-inside]: p is within interior node... continue to child nodes
          push(node->right);
          push(node->left);
    } else {
       // [S-test]: test if point is within segment, and segment is largest seen so far
       if (p \ge node > min \&\& p \le node > max \&\& (node > max - node > min) > max_extent) {
         // [S-inside]: mark this segment as ''best-so-far''
         results[threadId] = node->segment_id;
         max_extent = node->max - node->min;
    }
 }
}
```

Begin by studying find\_segment\_1.

Given the input p=0.1, the a single CUDA thread will execute the following sequence of steps: (I-test,N0), (I-hit,N0), (I-test, N1), (I-hit, N1), (I-test, N2), (I-hit, N2) (S-test,N3), (S-hit, N3), (I-test, N4), (I-hit, N4), (S-test, N5), (S-hit, N5), (S-test, N6), (S-test,N7), (I-test, N8), (I-miss, N8). Where each of the above "steps" represents reaching a basic block in the code (see comments):

- (I-test, Nx) represents a point-interior node test against node x.
- (I-hit, Nx) represents logic of traversing to the child nodes of node x when p is determined to be contained in x.
- (I-miss, Nx) represents logic of traversing to sibling/ancestor nodes when the point is not contained within node x.
- (S-test, Nx) represents a point-segment (left node) test against the segment represented by node x.
- (S-hit, Nx) represents the basic block where a new largest node is found x.

## The question is on the next page...

A.	Confirm you understand the above, then consider the behavior of a 4-wide warp executing the
	above two CUDA functions find_segment_1 and find_segment_2. For example, you may wish to
	consider execution on the following array:

points = 
$$\{0.15, 0.35, 0.75, 0.95\}$$

Describe the difference between the traversal approach used in find\_segment\_1 and find\_segment\_2 in the context of SIMD execution. Your description might want to specifically point out conditions when find\_segment\_1 suffers from divergence. (Hint 1: you may want to make a table of four columns, each row is a step by the warp and each column shows each thread's execution. Hint 2: It may help to consider which solution is better in the case of large, heavily unbalanced trees.)

B. Consider a slight change to the code where as soon as a best-so-far line segment is found (inside [S-hit]) the code makes a call to a **very**, **very expensive function**. Which solution might be preferred in this case? Why?