

1.3 Pin Assignment

AT8A513D provides three kinds of package type which are SOP8, DIP8 and SOT23-6.





Figure 1 Package pin assignment

Pin Name	I/O	Description	
PB0/ INT/ SDI	PB0 is a bidirectional I/O pin. PB0 is input pin of external interrupt when EIS=1 & INTIE=1. PB0 can be programming pad SDI.		
PB1/ IR/ SDO	I/O	PB1 is a bidirectional I/O pin. If IR mode is enabled, this pin is IR carrier output. PB1 can be programming pad SDO.	
PB2 / EX_CKI / PWM1 / BZ1 / SCK	I/O	PB2 is a bidirectional I/O pin. It can also be timer clock source EX_CKI. It can also be PWM output. It can also be BUZZER output. PB2 can be programming pad SCK.	
PB3/ RSTb/ Vpp	I/O	PB3 is an input pin or open-drain output pin. It can be reset pin RSTb. If RSTb pin is low, it will reset AT8A513D. It can be programming pad VPP.	
PB4	I/O	PB4 is a bidirectional I/O pin. PB4 also can be output of instruction clock.	
PB5	I/O	PB5 is a bidirectional I/O pin.	
VDD	-	Positive power supply.	
VSS	-	Ground.	



The AT8A513D register name and address mapping of R-page SFR are described in the following table. FSR[7:6] 00 01 10 11 **Address** (Bank 0) (Bank 1) (Bank 2) (Bank 3) 0x0 INDF TMR0 0x1 PCL 0x2 0x3 **STATUS** 0x4 FSR 0x5 0x6 **PORTB** 0x7 The same mapping as Bank 0 8x0 **PCON BWUCON** 0x9 0xA **PCHBUF** 0xB **BPLCON** 0xC **BPHCON** 0xD 0xE INTE 0xF INTF General Purpose Mapped to bank0 $0x10 \sim 0x1F$ Register General Purpose $0x20 \sim 0x3F$ Mapped to bank0 Register

Table 1 R-page SFR Address Mapping

SFR Category Address	F-page SFR	S-page SFR
0x0	-	TMR1
0x1	-	T1CR1
0x2	-	T1CR2
0x3	7-	PWM1DUTY
0x4	-	PS1CV
0x5	-	BZ1CR
0x6	IOSTB	IRCR
0x7	-	ТВНР
0x8	-	TBHD
0x9	-	-
0xA	PS0CV	-
0xB	-	-
0xC	BODCON	-
0xD	-	-
0xE	-	-
0xF	PCON1	OSCCR
Table 2 F-page an	d S-page SFR Add	ress Mapping



4. Instruction Set

AT8A513D provides 55 powerful instructions for all kinds of applications.

14	ОР		Onematica	Cura	Floor		О	Р	Omeration	0	Flore
inst.	Inst. 1 2		Operation	Cyc.	Flag	Inst.	1	2	Operation	Cyc.	Flag
Arithmetic Instructions						Arithmetic Instructions					
ANDAR	R	d	dest = ACC & R	1	Z	ADDAR	R	d	dest = R + ACC	1	Z, DC, C
IORAR	R	d	dest = ACC R	1	Z	SUBAR	R	d	dest = R + (~ACC)	1	Z, DC, C
XORAR	R	d	dest = ACC ⊕ R	1	Z	ADCAR	R	d	dest = R + ACC + C	1	Z, DC, C
ANDIA	i		ACC = ACC & i	1	Z	SBCAR	R	d	dest = R + (~ACC) + C	1	Z, DC, C
IORIA	i		ACC = ACC i	1	Z	ADDIA	i		ACC = i + ACC	1	Z, DC, C
XORIA	i		ACC = ACC ⊕ i	1	Z	SUBIA	i		ACC = i + (~ACC)	1	Z, DC, C
RRR	R	d	Rotate right R	1	С	ADCIA	i		ACC = i + ACC + C	1	Z, DC, C
RLR	R	d	Rotate left R	1	С	SBCIA	i		ACC = i + (~ACC) + C	1	Z, DC, C
BSR	R	bit	Set bit in R	1	-	DAA			Decimal adjust for ACC	1	С
BCR	R	bit	Clear bit in R	1	-	CMPAR	R		Compare R with ACC	1	Z, C
INCR	R	d	Increase R	1	Z	CLRA			Clear ACC	1	Z
DECR	R	d	Decrease R	1	Z	CLRR			Clear R	1	Z
COMR	OMR R d dest = ~R			1	Z	Other Instructions					
Condition	al Ir	stru	uctions			NOP			No operation	1	-
BTRSC	R	bit	Test bit in R, skip if clear	1 or 2	1	SLEEP			Go into Halt mode	1	/TO, /PD
BTRSS	R	bit	Test bit in R, skip if set	1 or 2	-	CLRWDT			Clear Watch-Dog Timer	1	/TO, /PD
INCRSZ	R	d	Increase R, skip if 0	1 or 2	-	ENI			Enable interrupt	1	-
DECRSZ	R	d	Decrease R, skip if 0	1 or 2	-	DISI			Disable interrupt	1	-
Data Transfer Instructions				INT			Software Interrupt	3	-		
MOVAR	R		Move ACC to R	1	-	RET			Return from subroutine	2	-
MOVR	R	d	Move R	1	Z	RETIE			Return from interrupt	2	
MOVIA	i		Move immediate to ACC	1	-	KEIIE			and enable interrupt	2	-
SWAPR	R	d	Swap halves R	1	-	RETIA	K		Return, place immediate	2	
IOST	F		Load ACC to F-page SFR	1	-	RETIA		i	in ACC	2	-
IOSTR	F		Move F-page SFR to ACC	1	-	CALLA			Call subroutine by ACC	2	-
SFUN	S		Load ACC to S-page SFR	1	- 4	GOTOA			unconditional branch by ACC	2	-
SFUNR	S		Move S-page SFR to ACC	1	4	CALL	а	dr	Call subroutine	2	-
T0MD			Load ACC to T0MD	1	-1	GOTO	а	dr	unconditional branch	2	-
T0MDR			Move T0MD to ACC	1	-	LCALL	а	dr	Call subroutine	2	-
TABLEA			Read ROM	2	-	LGOTO	а	dr	unconditional branch	2	-

Table 13 Instruction Set

47 Ver. 1.4 2018/08/17



5. Configuration Words

Item	Name	Options
1	High IRC Frequency	1. 1MHz 2. 2MHz 3. 4MHz 4. 8MHz 5. 16MHz 6. 20MHz
2	Instruction Clock	2 oscillator period 2. 4 oscillator period
3	WDT	Watchdog Enable (Software control) Watchdog Disable (Always disable)
4	WDT Event	Watchdog Reset
5	Timer0 source	1. EX_CKI 2. I_LRC
6	PB.2	1. PB.2 is I/O 2. PB.2 is PWM 3. PB.2 is Buzzer
7	PB.3	1. PB.3 is I/O 2. PB.3 is reset
8	PB.4	1. PB.4 is I/O 2. PB.4 is instruction clock output
9	Startup Time	1. 140us 2. 4.5ms 3. 18ms 4. 72ms 5. 288ms
10	WDT Time Base	1. 3.5ms 2. 15ms 3. 60ms 4. 250ms
11	LVR Setting	Register Control 2. LVR Always On
12	LVR Voltage	1. 1.6V 2. 1.8V 3. 2.0V 4. 2.2V 5. 2.4V 6. 2.7V 7. 3.0V 8. 3.3V 9. 3.6V 10. 4.2V
13	VDD Voltage	1. 3.0V 2. 4.5V 3. 5.0V
14	Read Output Data	1. I/O port 2. Register
15	EX_CKI to Inst. Clock	1. Sync 2. Async
16	Startup Clock	1. I_HRC 2. I_LRC
17	Input High Voltage (VIH)	1. CMOS (0.7VDD) 2. TTL (0.5VDD)
18	Input Low Voltage (VIL)	1. CMOS (0.3VDD) 2. TTL (0.2VDD)

Table 14 Configuration Words

63 Ver. 1.4 2018/08/17