Final Project Report

Zhengbiao Deng December 9, 2016

Abstract

Cache compression can improve cache performance, through increase effective cache capacity and eliminate misses. To utilize the cache space more efficiently and reduce the miss rate, a compressed cache hierarchy is proposed. In this hierarchy, L1 caches are normal uncompressed caches and L2 cache is a compressed cache. The decoupled variable-segment cache allows L2 cache pack more compressed cache lines than uncompressed lines into the same space. The principles of compressed cache line hierarchy is stated. A basic simulator is developed to implement the compressed cache hierarchy using Frequent Pattern Compress (FPC), and it is compared with normal uncompressed cache for specific benchmarks. Finally, analysis of the result is demonstrated.

1 Introduction

Because of locality, caches are used in computers to reduce the access time to memory. Frequently accessed data can be stored in caches. And one of important metric of caches is miss rate. Because a miss in a cache takes a long long access time of fetching the data from main memory. And as we know, increasing the set-associativity, scaling the cache size, and configuring multi-level caches are all methods to reduce the miss rate. Beside these ways, researchers come up with many other interesting solutions. One of them is compressed cache line hierarchy.

Compressing is a broadly used technology in research and our life. It is recognizing the pattern of input data and transforming the input to a smaller size output. When the compressed data is need to be utilized again, we just need to decompress it. Compressing save the space in which the data is stored.

And in caches, compressing can also benefit. Alaa Alameldeen demonstrated a Frequent Pattern Compression cache scheme. In this scheme, a cache set is divided into tag area and data area. Obviously, the data area occupies most space of cache memory. So, the data area is compressed by their patterns. So, the data size of an cache line is not a constant anymore, but a variable length. Therefore, in a cache set, for compression, there is more space for data. Which

means that we can store more cache lines in a set than uncompressed cache scheme. And eventually the efficient cache size is increased, even we do not offer more physical cache space. Thus, the miss rate of the cache can be reduced.

Actually, compressing and decompressing operations will cause the latency in accessing cache memory. There are many solutions to decrease this negative influence. And the latency is not this report and experiment's main goal. Thus following discussion is focused on the miss rate.

2 Details

The details of this scheme is described in the paper of Alameldeen, Adaptive Cache Compression for High-Performance Processors and the paper of Seungcheol Baek, ECM:Effective Capacity Maximizer for High-Performance Compressed Caching. Next, statement about this scheme is stated.

2.1 Frequent Compression Algorithm

There are several compression algorithms in cache and memory design. For examples, IBM's Memory Compression, is a real-time main-memory content compression which can double the main memory capacity without a significant added cost. Also, Frequent-Value-Based Compression and Significant-Based Compression obtained good compressing ratio.

S-FPC According to the theory and table above, we can know such a fact that a cache line can be compressed to any number of bits. However, high compression ratio means more complexity in cache management. Including high latency of decompression and high access time penalty is the negative influence.

Prefix	Pattern Encode	Data Size
000	zero Run	3bits
001	4-bit sign-extended	4 bits
010	One byte sign-extended	8 bits
011	half word sign-extended	16 bits
100	half word padded with a zero halfword	16 bits
101	Two half words	16 bits
110	Repeated bytes	16 bits
111	Uncompressed word	Original word

Table 1: Frequent Pattern Encoding

So in this scheme, Segment Frequent Compression Algorithm(S-FPC), cache data is stored with groups. Each group is called a segment. A segment is 8 byte, and a cache line size can be 1-8 segments. Small and limited number of segment brings more practical and more quickly accesses.

2.2 Decoupled Variable-Segment Architecture

To achieve compressed cache, the best approach is Decoupled Variable-Segment. For decoupled variable-segment architecture, in a single set, the tag area and the data area is separated, as showed as Figure 1.

For decoupled variable-segment architecture, in a single set, the tag area and the data area is separated, as showed as Figure 1.




Figure 1: Scheme of Decoupled Variable-Segment Architecture

And to implement the S-FPC, tags in caches have a little difference with the normal one a tag is comprised by four parts. One is Permission, which is state M,S,E or I, which used for cache coherence. Second part is C-status, which represents the status of compression. Third part is the size of compressed cache line corresponding to the tag. The final one is normal tag. And the data area of

a set is also different from the normal data area. The compressed data is stored continuously in data area. And the free space is at the behind of the data area. And another structure of a set is a LRU pool.

2.3 Compression and Decompression

Compression happens when there is a miss happened, the new data will be compressed and take place of the position of old data with LRU replacement policy. The compression units will compress the data from the higher level cache/memory. The compressed cache block size is recorded in the tag. Then, replacement happens both on tag area and data area.

Decompression happens when there is a hit appeared. The units transform the compressed data to uncompressed data according to the prefix of the data.

Actually, the decompression and compression both are time wasting operation. In this report, we only discuss the miss rate and compression ratio.

3 Implementation

3.1 Tools

I write a basic simulation to simulate the Segment Frequent Patter Compression. The implementing tool is Pin of Intel. Pin provide a API and a platform that I can collect the execution information of a running program. Also, using pin, I can insert my instrument function before or after every executed instruction. And there are many great tools of Pin written by others. I can read modified their tools to simulate caches with compression.

The files or tools I choose to modified is "pin_cache.H" and "allcache.cpp". In the pin_cache.H, the common, configurable cache and its behaviors are defined by using name and class. In allcache.cpp, each level cache are specified according to the definition in pin_cache.H.

What I did is overwrite the class Tag, making it can store the C-Size and C-Status. Also, I create a class defining a LRU cache. In this class, I wrote the functions (or called methods) to implement the "Replace", "Find", "updateLRU" and so on. The details of some of these methods is stated as following:

1. Class:myTag In this class, I use several variables to represent the C-size C-status and tag

2. Tag area and LRU pool

I use a array to present the tag area named _que, another array _lru to represent the LRU pool. The size of them equals the maxassociativity of this set. The max associativity is determined by the normal associativity and the max compression ratio of a cache line. In _lru[i], it store the priority level of corresponding _que[i]. When a replacement, find the position with max value. Which means that it is the LRU element. Delete it and insert the new element.

3. Replace method

An important operation in cache is accessing. The CACHE class defines how to access to a single set. And I define how to replace specific cache line in a single set. When a access is called, and Find() function is called. The Replace(tag) will find or clean the space for this tag and data. Then writing them into this cache set.

3.2 Processing

In this part, I will describe the route of a access. When a access happens in running program, the Pin platform will copy the memory address accessed and pass it into allcache. Then, this address will be divided into tag and set index and offset. The set index decides which set it should enter, the tag decide whether it hits. A hit happens when the Find() function return a integer other than 0. After that, updateLRU() is called to update the LRU pool. If Find() function return -1 which means a miss happens, the compress() function is called to visit the address and calculate the compressed size of the data in the new blocks and return the size. The Replace() function finish its job as I described above.

3.3 Configuration

In all cache, we can change the cache size and cache line size with convenience. We just need to change the configuration and recompile the all cache.cpp. The default configurations I used is listed below:

- 1. L1: uncompressed separated cache: Instruction cache and Data cache with 32B cache line, 32KB cache size, 32 associativity.
- 2. L2:compressed unified cache: 64B cache line, 2MB cache size, normal 4 associativity.
- 3. Segment size: 8byte
- 4. Variable configuration: L1 cache size :32KB, 16KB, 8KB; L2 cache size: 2MB, 1MB,512KB: L2 cache line size : 16B,32B, 64B
- 5. Benchmarks: gcc, gzip, linpack
- 6. Machine: Linux x86-64 Ubuntu 16.04

4 Experiment Results

First of all, maybe because of the protection mechanism, when we using compress(), only the space of the address, which be passed by Pin, can be access by my program. So I cannot get the content of every address of the cache line. So I can only use the pattern of one address to represent the pattern of whole cache line. So the result may be not obviously difference from the original one. But it still reflects the tendency.

Compared with the miss rate between normal directed-mapped cache, the miss rate of S-FPC has better performance. Reason is obviously, compression increase the capacity of a cache. It should be less miss rate in S-FPC cache. Figure2




Figure 2: Miss rate of Compressed and uncompressed cache, GCC

As L1 cache size increasing, the number of accessing L2 cache is decreased because most address hit in the L1 cache. But the miss numbers of L2 is stable. So the miss rate is reduced. Thus, the number of compression happened in L2 is stable too. The efficient cache size of L2 (represented with compress ratio) is almost not change. Figure 3

Changing the cache line size of L2, we can seen compression ratio increase with the scaling of L2 cache line size. The reason can be explained by the following reason. The larger cache line means more segment in a cache line. More segments leads to a result that a cache line is divided into more parts. So, larger compression ratio is allowed. Figure4

Compression Ratio of different L1 cache size





Figure 3: Compression Ratio of different L1 cache size, GCC






Figure 4: Compression Ratio of l2 with different cache line size l1:32B, DHRY-STONE

If we modify the cache size of L2, the compression ratio seems not change. Because the compression is the behavior of a single cache line. The total cache size has just little influence on compression. Figure 5

And we can compare the performance on different benchmark. The performance compression ratio on gcc is better than linpack. It may because that gcc has




Figure 5: Compression Ratio with Different L2 Cache size, LINPACK

more frequent pattern or has more shorter pattern. Both of this factors can benefits the compression ratio. Dhrystone is a string and integer benchmark so it also has better performance than linpack. Figure 6




Figure 6: Compression Ratio of Different Benchmarks

5 Conclusion

The compression cache can compress the cache line size according to the frequent pattern, and indirectly increase the efficient cache size. Through this way, compressed cache can obtain lower miss rate. The compressed cache hierarchy is partly implemented with Pin tools. Also, comparing the result on different benchmarks, configurations, I find the factors, which influencing the performance mostly, is the size of cache line and benchmark.

6 References

Alameldeen A R, Wood D A. Adaptive cache compression for high-performance processors[C]//Computer Architecture, 2004. Proceedings. 31st Annual International Symposium on. IEEE, 2004: 212-223.

Franaszek P, Robinson J, Thomas J. Parallel compression with cooperative dictionary construction[C]//Data Compression Conference, 1996. DCC'96. Proceedings. IEEE, 1996: 200-209.

Ahn E, Yoo S M, Kang S M S. Effective algorithms for cache-level compression[C]//Proceedings of the 11th Great Lakes symposium on VLSI. ACM, 2001: 89-92.

Appendix I

Proposal

Cache compression can improve cache performance, through increase effective cache capacity and eliminate misses. But decompression can also increase latency of cache access. To utilize the cache space more efficiently and reduce the miss rate, a compressed cache hierarchy is proposed. In this hierarchy, L1 caches are normal uncompressed caches and L2 cache is a compressed cache. The technology used in L2 is called Decoupled Variable-Segment. The decoupled variable-segment cache allows L2 cache pack more compressed cache lines than uncompressed lines into the same space. Also, a low-latency algorithm Frequent Pattern Compression (FPC) is used to compress the cache lines. The purpose of this experiment is implement the compressed cache hierarchy using FPC on a simulator, and comparing it with normal uncompressed cache for specific benchmarks.

Tools

In order to implement the compressed cache hierarchy on a simulator, the Pin tools may be used. The Pin tool "allcache" and header "cache.H" will be modified to implement our cache hierarchy. The simulator will be run on the COE system on x86-64 virtual machine. To test the performance of cache compressing, several benchmarks will be evaluated. The benchmark may be chosen from SPECcpu2000, Dhrystone and other benchmarks.

Experiments

The number of hits, number of misses, and hit rate on uncompressed cache and compressed cache will be measured. Also, the efficient cache size of compressed cache will be observed. At least three benchmarks will be tested. All of this data will be produced through simulator on Pin. And benchmarks will be run on the following configurations:

- 1. Varied L1 cache size
- 2. Varied L2 cache size
- 3. Varied L2 cache block size

The replacement of this cache is LRU.

7 Result

A Principle of compressed cache scheme and the algorithm should be introduced. Four benchmarks are run. All nine configurations are applied.

Miss rate and the compression ratio are demonstrated. All result are graphed. Analysis and the explanation of result are made and the result need to be discussed in detail.

- A⁻ Two benchmarks are run. Nine configurations are applied. Both miss rate and the efficient cache size are demonstrated. Also, result need to be graphed, analyzed and explained in detail.
- B^+ In result, only the miss rate is reported and discussed. Two benchmarks are run but only three configurations are discussed.
- B Only one benchmark is run, and one configuration is used to figure out the benefits of compressed caches.
- C Just implement the compressed cache hierarchy.

In addition, if enough time is available, the time latency of the compressed caches may be tested.

References

Alameldeen A R, Wood D A. Adaptive cache compression for high-performance processors[C]//Computer Architecture, 2004. Proceedings. 31st Annual International Symposium on. IEEE, 2004: 212-223.

Franaszek P, Robinson J, Thomas J. Parallel compression with cooperative dictionary construction [C]/Data Compression Conference, 1996. DCC'96. Proceedings. IEEE, 1996: 200-209.

Ahn E, Yoo S M, Kang S M S. Effective algorithms for cache-level compression [C]//Proceedings of the 11th Great Lakes symposium on VLSI. ACM, 2001: 89-92.

Appendix II

pin_cache.H

```
/*BEGIN_LEGAL
   Intel Open Source License
   Copyright (c) 2002-2016 Intel Corporation. All rights reserved.
   Redistribution and use in source and binary forms, with or without
   modification, are permitted provided that the following conditions are
   met:
   Redistributions of source code must retain the above copyright notice,
   this list of conditions and the following disclaimer. Redistributions
   in binary form must reproduce the above copyright notice, this list of
   conditions and the following disclaimer in the documentation and/or
   other materials provided with the distribution. Neither the name of
   the Intel Corporation nor the names of its contributors may be used to
   endorse or promote products derived from this software without
   specific prior written permission.
18
   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
   ''AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE INTEL OR
   ITS CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
   SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
   LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
   DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
   THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
   (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  END_LEGAL */
   //
   // @ORIGINAL_AUTHOR: Artur Klauser
   /*! @file
35
   * This file contains a configurable cache class
37
   #ifndef PIN_CACHE_H
   #define PIN_CACHE_H
41
  #include <string>
```

```
#include <vector>
44
   #include "pin_util.H"
45
47
   * Obrief Checks if n is a power of 2.
   * Oreturns true if n is power of 2
49
   static inline bool IsPower2(UINT32 n)
51
   return ((n & (n - 1)) == 0);
53
54
55
56
   * Obrief Computes floor(log2(n))
   * Works by finding position of MSB set.
58
   * Qreturns -1 if n == 0.
60
   static inline INT32 FloorLog2(UINT32 n)
62
   INT32 p = 0;
64
   if (n == 0) return -1;
   if (n & Oxffff0000) { p += 16; n >>= 16; }
   if (n & 0x0000ff00)
                         { p += 8; n >>= 8; }
   if (n & 0x0000000f0) { p += 4; n >>= 4; }
   if (n & 0x0000000c) { p += 2; n >>= 2; }
   if (n \& 0x00000002) \{ p += 1; \}
   return p;
73
   }
74
75
76
   * Obrief Computes floor(log2(n))
77
   * Works by finding position of MSB set.
   * @returns -1 if n == 0.
79
   */
   static inline INT32 CeilLog2(UINT32 n)
81
   return FloorLog2(n - 1) + 1;
83
85
* Obrief Cache tag - self clearing on creation
```

```
class CACHE_TAG
         private:
 91
         ADDRINT _tag;
 93
         public:
         CACHE_TAG(ADDRINT tag = 0) { _tag = tag; }
 95
         bool operator==(const CACHE_TAG &right) const { return _tag == right._tag; }
         operator ADDRINT() const { return _tag; }
         };
         //! @my tag class
 99
100
         class myTag
101
102
         private:
103
         ADDRINT _tag;
104
         int _cs;//0:uncompressed,1:compressed
         UINT32 _csize;//unit: segment
106
         public:
         int cs(){return _cs;}
108
         UINT32 csize(){return _csize;}
         myTag(ADDRINT tag = 0,int state = 0,int csize = 0){_tag=tag;_csize=csize;_cs=state;}
110
         //myTag (myTag \ t) \{this -> \_tag = (ADDRINT) \ t; this -> \_csize = t \ . \ csize(); this -> \_cs = t \ . \ cs(); this -> \_starter = t \ . \ csize(); this -> \_cs = t \ . \ cs(); this -> \_starter = t \ . \ csize(); this -> \_cs = t \ . \ cs(); this -> \_starter = t \ . \ csize(); this -> \_cs = t \ . \ cs(); this -> \_starter = t \ . \ csize(); this -> \_cs = t \ . \ cs(); this -> \_starter = t \ . \ cs(); this -> \_starter = t \ . \ cs(); this -> \_starter = t \ . \ cs(); this -> \_starter = t \ . \ cs(); this -> \_starter = t \ . \ cs(); this -> \_starter = t \ . \ cs(); this -> \_starter = t \ . \ cs(); this -> \_starter = t \ . \ cs(); this -> \_starter = t \ . \ cs(); this -> \_starter = t \ . \ cs(); this -> \_starter = t \ . \ cs(); this -> \_starter = t \ . \ cs(); this -> \_starter = t \ . \ cs(); this -> \_starter = t \ . \ cs(); this -> \_starter = t \ . \ cs(); this -> \_starter = t \ . \ cs(); this -> \_starter = t \ . \ cs(); this -> \_starter = t \ . \ . \ cs(); this -> \_starter = t \ . \ cs(); this -> \_starter = t \ . \ cs(); this -> \_starter = t \ . \ . \ cs(); this -> \_starter = t \ . \ . \ cs(); this -> \_starter = t \ . \ cs(); this -> \_starter = t \ . \ . \ cs(); this -> \_starter = t \ . \ . \ . \ . \ .
         \verb|myTag(CACHE_TAG tag){_tag=tag;\_csize=8;\_cs=0;}|//initialization|\\
112
113
         bool operator == (const myTag &right)const{return _tag == right._tag;}//overwrite operator ==
114
         operator ADDRINT() const{return _tag;}// overwrite type caster operator (ADDRINT)
115
116
117
         void setcs(int cs){_cs=cs;}
118
         void setcsize(UINT32 csize){_csize=csize;}
119
         };
121
122
123
         * Everything related to cache sets
124
125
         namespace CACHE_SET
127
129
         * Obrief Cache set direct mapped
131
         class DIRECT_MAPPED
133
         private:
```

```
CACHE_TAG _tag;
135
    public:
137
    DIRECT_MAPPED(UINT32 associativity = 1) { ASSERTX(associativity == 1); }
139
    VOID SetAssociativity(UINT32 associativity) { ASSERTX(associativity == 1); }
    UINT32 GetAssociativity(UINT32 associativity) { return 1; }
141
    UINT32 Find(CACHE_TAG tag) { return(_tag == tag); }
143
    VOID Replace(CACHE_TAG tag) { _tag = tag; }
    VOID Flush() { _tag = 0; }
145
146
147
148
    * Obrief Cache set with round robin replacement
149
150
    template <UINT32 MAX_ASSOCIATIVITY = 4>
    class ROUND_ROBIN
152
153
    private:
154
    CACHE_TAG _tags[MAX_ASSOCIATIVITY];
    UINT32 _tagsLastIndex;
    UINT32 _nextReplaceIndex;
158
    ROUND_ROBIN(UINT32 associativity = MAX_ASSOCIATIVITY)
160
    : _tagsLastIndex(associativity - 1)
161
162
    ASSERTX(associativity <= MAX_ASSOCIATIVITY);
163
    _nextReplaceIndex = _tagsLastIndex;
164
165
    for (INT32 index = _tagsLastIndex; index >= 0; index--)
166
167
    _tags[index] = CACHE_TAG(0);
168
169
    }
170
171
    VOID SetAssociativity(UINT32 associativity)
172
173
    ASSERTX(associativity <= MAX_ASSOCIATIVITY);
    _tagsLastIndex = associativity - 1;
175
    _nextReplaceIndex = _tagsLastIndex;
177
    UINT32 GetAssociativity(UINT32 associativity) { return _tagsLastIndex + 1; }
179
    UINT32 Find(CACHE_TAG tag)
```

```
181
    bool result = true;
183
    for (INT32 index = _tagsLastIndex; index >= 0; index--)
185
    // this is an ugly micro-optimization, but it does cause a
    // tighter assembly loop for ARM that way ...
187
    if(_tags[index] == tag) goto end;
189
    result = false;
191
    end: return result;
192
193
194
    VOID Replace(CACHE_TAG tag)
195
196
    // g++ -03 too dumb to do CSE on following lines?!
197
    const UINT32 index = _nextReplaceIndex;
198
    _tags[index] = tag;
200
    // condition typically faster than modulo
    _nextReplaceIndex = (index == 0 ? _tagsLastIndex : index - 1);
202
    VOID Flush()
204
    for (INT32 index = _tagsLastIndex; index >= 0; index--)
206
207
    _tags[index] = 0;
208
209
    _nextReplaceIndex=_tagsLastIndex;
210
    }
211
    };
212
213
214
215
216
217
219
    template<UINT32 ASSOCIATIVITY = 4, UINT32 BLOCKSIZE = 64>
    class LRU
221
222
    private:
223
    UINT32 _Max_Associativity;
    int _num_segment; //data area of this set, every segment has 8byte space,
225
    myTag _que[8*ASSOCIATIVITY];
```

```
int _lru[8*ASSOCIATIVITY];
    UINT32 _restspace;
    UINT32 _Block_size; //byte1
229
    UINT32 _segsize;//byte
    UINT32 _Associativity;
231
232
    public:
233
    LRU()
235
    {
    _Block_size=BLOCKSIZE;
237
    _restspace=32;
238
    _Associativity=ASSOCIATIVITY;
239
    _segsize=8;//byte
240
    _Max_Associativity = 8*_Associativity;
241
     _num_segment=_Associativity*_Block_size/_segsize;
242
    for(UINT32 i=0;i<_Max_Associativity;i++){</pre>
    _que[i]=myTag();
244
^{245}
    for(UINT32 i=0;i<_Max_Associativity;i++){</pre>
246
    _lru[i]=0;
    }
248
    }
249
250
    VOID SetAssociativity(UINT32 associativity) { return; }
251
    UINT32 GetAssociativity(UINT32 associativity) { return _Associativity; }
252
254
255
    int Find(myTag tag){
256
    for(UINT32 i=0;i<_Max_Associativity;i++){</pre>
257
    if (tag==_que[i]){
    return (int)i;
259
    }
260
    }
261
    return -1;
263
    int Find(){
265
    for(UINT32 i=0;i<_Max_Associativity;i++){</pre>
    if (0==_que[i]){
267
    return (int)i;
269
    }
271 return -1;
    }
272
```

```
273
    void updateLRU(UINT32 p){
    for(int i=0;(UINT32)i<_Max_Associativity;i++){</pre>
    if(_lru[i]!=0&&_lru[i]<_lru[p]) _lru[i]++;</pre>
277
    _lru[p]=1;
279
280
281
    }
283
    int findLRU(){
284
    int Max=0;
    for(int i=0;(UINT32)i<_Max_Associativity;i++){</pre>
286
    if(_lru[i]>_lru[Max]) Max=i;
288
    return Max;
289
290
    }
291
292
    bool FindSpace(myTag tag) //find the position that can insert new tag
294
295
296
    return _restspace>tag.csize();
297
298
299
300
    UINT32 compress(ADDRINT addr) {//return the coompressed cache line length
301
302
    UINT32 actuallSize=0;//bits
303
    UINT32 *p=(UINT32 *)addr;
    for(UINT32 i=0;i<2;i++,(p+=_Block_size/4))</pre>
305
306
307
    UINT32 t1=*p;
308
309
    if((t1>>4)==0||(~t1>>4)==0) actuallSize+=4;//4 bits extent
    else if((t1>>8)=0|(^ct1>>8)=0) actuallSize+=8;//8 bits extent
311
    else if((t1>>16)==0||(^{\sim}t1>>16)==0) actuallSize+=16;// half word extent
313
315
    else actuallSize+=32;
    }
317
```

```
319
    //return actuallSize/64;//transform the bits to segment
320
321
    return actuallSize/32*_num_segment;
    //return 8;
323
324
325
326
327
329
    void Replace(ADDRINT tag, ADDRINT addr)//version0.1 only consider the situation not hit
330
331
332
    myTag newtag = myTag(tag);
333
    newtag.setcsize(compress(addr));
334
    newtag.setcs(newtag.csize()==8?1:0);
    int p=0;
336
    while(!FindSpace(newtag)){
    p=findLRU();
338
    _restspace+=_que[p].csize();
    _que[p]=myTag();
340
    _lru[p]=0;
342
    if(FindSpace(newtag)) p=Find();
    _que[p]=newtag;
344
    _restspace-=newtag.csize();
    updateLRU(p);
346
    return;
347
348
    //when a write hit happen but the new value has the different size, it need to be replaced
    void hitReplace(myTag &tag)
350
351
352
    int p = Find(tag);
353
    updateLRU(p);
    return;
355
    }
357
    };
359
360
    } // namespace CACHE_SET
361
    namespace CACHE_ALLOC
363
    {
```

```
typedef enum
365
    STORE_ALLOCATE,
367
    STORE_NO_ALLOCATE
    } STORE_ALLOCATION;
369
    }
370
371
372
    * Obrief Generic cache base class; no allocate specialization, no cache set specialization
373
    class CACHE_BASE
375
376
    public:
377
    // types, constants
378
    typedef enum
379
380
    ACCESS_TYPE_LOAD,
381
    ACCESS_TYPE_STORE,
382
    ACCESS_TYPE_NUM
    } ACCESS_TYPE;
384
    protected:
386
    static const UINT32 HIT_MISS_NUM = 2;
    CACHE_STATS _access[ACCESS_TYPE_NUM][HIT_MISS_NUM];
388
389
    private:
390
    // input params
391
    const std::string _name;
392
    const UINT32 _cacheSize;
393
    const UINT32 _lineSize;
394
    const UINT32 _associativity;
    UINT32 _numberOfFlushes;
    UINT32 _numberOfResets;
397
398
    // computed params
399
    const UINT32 _lineShift;
    const UINT32 _setIndexMask;
401
    CACHE_STATS SumAccess(bool hit) const
403
404
    CACHE_STATS sum = 0;
405
    for (UINT32 accessType = 0; accessType < ACCESS_TYPE_NUM; accessType++)</pre>
407
    sum += _access[accessType][hit];
409
    }
410
```

```
411
    return sum;
413
    protected:
415
    UINT32 NumSets() const { return _setIndexMask + 1; }
416
    public:
418
    // constructors/destructors
419
    CACHE_BASE(std::string name, UINT32 cacheSize, UINT32 lineSize, UINT32 associativity);
421
    // accessors
422
    UINT32 CacheSize() const { return _cacheSize; }
    UINT32 LineSize() const { return _lineSize; }
424
    UINT32 Associativity() const { return _associativity; }
426
    CACHE_STATS Hits(ACCESS_TYPE accessType) const { return _access[accessType] [true];}
427
    CACHE_STATS Misses(ACCESS_TYPE accessType) const { return _access[accessType] [false];}
428
    CACHE_STATS Accesses(ACCESS_TYPE accessType) const { return Hits(accessType) + Misses(access
    CACHE_STATS Hits() const { return SumAccess(true);}
430
    CACHE_STATS Misses() const { return SumAccess(false);}
    CACHE_STATS Accesses() const { return Hits() + Misses();}
432
    CACHE_STATS Flushes() const { return _numberOfFlushes;}
434
    CACHE_STATS Resets() const { return _numberOfResets;}
435
436
    VOID SplitAddress(const ADDRINT addr, CACHE_TAG & tag, UINT32 & setIndex) const
437
438
    tag = addr >> _lineShift;
439
    setIndex = tag & _setIndexMask;
440
441
442
    VOID SplitAddress(const ADDRINT addr, CACHE_TAG & tag, UINT32 & setIndex, UINT32 & lineIndex
443
444
    const UINT32 lineMask = _lineSize - 1;
445
    lineIndex = addr & lineMask;
    SplitAddress(addr, tag, setIndex);
447
    }
449
    VOID IncFlushCounter()
451
    _numberOfFlushes += 1;
452
453
    VOID IncResetCounter()
455
    {
```

```
_numberOfResets += 1;
457
458
459
    std::ostream & StatsLong(std::ostream & out) const;
460
461
462
    CACHE_BASE::CACHE_BASE(std::string name, UINT32 cacheSize, UINT32 lineSize, UINT32 associat:
463
     : _name(name),
464
     _cacheSize(cacheSize),
465
    _lineSize(lineSize),
466
    _associativity(associativity),
467
     _lineShift(FloorLog2(lineSize)),
468
     _setIndexMask((cacheSize / (associativity * lineSize)) - 1)
469
470
471
    ASSERTX(IsPower2(_lineSize));
472
    ASSERTX(IsPower2(_setIndexMask + 1));
473
474
    for (UINT32 accessType = 0; accessType < ACCESS_TYPE_NUM; accessType++)</pre>
475
476
     _access[accessType][false] = 0;
    _access[accessType][true] = 0;
478
    }
    }
480
481
482
    * @brief Stats output method
483
484
    std::ostream & CACHE_BASE::StatsLong(std::ostream & out) const
485
486
    const UINT32 headerWidth = 19;
487
    const UINT32 numberWidth = 10;
488
489
    out << _name << ":" << std::endl;
490
491
    for (UINT32 i = 0; i < ACCESS_TYPE_NUM; i++)</pre>
492
493
    const ACCESS_TYPE accessType = ACCESS_TYPE(i);
495
    std::string type(accessType == ACCESS_TYPE_LOAD ? "Load" : "Store");
496
497
    out << StringString(type + " Hits:</pre>
                                                ", headerWidth)
    << StringInt(Hits(accessType), numberWidth) << std::endl;</pre>
499
                                                ", headerWidth)
    out << StringString(type + " Misses:</pre>
    << StringInt(Misses(accessType), numberWidth) << std::endl;</pre>
501
    out << StringString(type + " Accesses: ", headerWidth)</pre>
```

```
<< StringInt(Accesses(accessType), numberWidth) << std::endl;</pre>
    out << StringString(type + " Miss Rate: ", headerWidth)</pre>
    << StringFlt(100.0 * Misses(accessType) / Accesses(accessType), 2, numberWidth-1) << "%" <<</pre>
505
    out << std::endl;</pre>
507
508
509
    out << StringString("Total Hits:</pre>
                                              ", headerWidth, '')
510
    << StringInt(Hits(), numberWidth) << std::endl;</pre>
511
    out << StringString("Total Misses:</pre>
                                              ", headerWidth, '')
    << StringInt(Misses(), numberWidth) << std::endl;</pre>
513
    out << StringString("Total Accesses: ", headerWidth, '')</pre>
514
    << StringInt(Accesses(), numberWidth) << std::endl;</pre>
    out << StringString("Total Miss Rate: ", headerWidth, ' ')</pre>
516
    << StringFlt(100.0 * Misses() / Accesses(), 2, numberWidth-1) << "%" << std::endl;</pre>
517
518
    out << StringString("Flushes:</pre>
                                              ", headerWidth, '')
519
    << StringInt(Flushes(), numberWidth) << std::endl;</pre>
520
    out << StringString("Stat Resets:</pre>
                                              ", headerWidth, '')
    << StringInt(Resets(), numberWidth) << std::endl;</pre>
522
    out << std::endl;</pre>
    return out;
524
526
    /// ostream operator for CACHE_BASE
    std::ostream & operator<< (std::ostream & out, const CACHE_BASE & cacheBase)
528
    return cacheBase.StatsLong(out);
530
    }
531
532
533
    * @brief Templated cache class with specific cache set allocation policies
534
535
     * All that remains to be done here is allocate and deallocate the right
536
       type of cache sets.
537
538
    template <class SET, UINT32 MAX_SETS, UINT32 STORE_ALLOCATION>
539
    class CACHE : public CACHE_BASE
541
    private:
    SET _sets[MAX_SETS];
543
    public:
545
    // constructors/destructors
    CACHE(std::string name, UINT32 cacheSize, UINT32 lineSize, UINT32 associativity)
547
    : CACHE_BASE(name, cacheSize, lineSize, associativity)
```

```
549
    ASSERTX(NumSets() <= MAX_SETS);
551
    for (UINT32 i = 0; i < NumSets(); i++)</pre>
553
    _sets[i].SetAssociativity(associativity);
555
    }
556
557
    // modifiers
    /// Cache access from addr to addr+size-1
559
    bool Access(ADDRINT addr, UINT32 size, ACCESS_TYPE accessType);
560
    /// Cache access at addr that does not span cache lines
    bool AccessSingleLine(ADDRINT addr, ACCESS_TYPE accessType);
562
    bool SpecialAccess(ADDRINT addr, UINT32 size, ACCESS_TYPE accessType);
    bool SpecialAccessSingleLine(ADDRINT addr, ACCESS_TYPE accessType);
    void Flush();
    void ResetStats();
566
    //UINT32 geteSize();
    };
568
    template <class SET, UINT32 MAX_SETS, UINT32 STORE_ALLOCATION>
570
    UINT32 CACHE<SET, MAX_SETS, STORE_ALLOCATION>::geteSize(){
    UINT32 eff=0;
    for (UINT32 i=0; i < MAX_SETS; i++) {</pre>
    eff+=_sets[i].getSize();
574
575
    return eff;
576
577
578
579
580
581
582
583
    * Oreturn true if all accessed cache lines hit
585
    template <class SET, UINT32 MAX_SETS, UINT32 STORE_ALLOCATION>
587
    bool CACHE<SET,MAX_SETS,STORE_ALLOCATION>::Access(ADDRINT addr, UINT32 size, ACCESS_TYPE acc
589
    const ADDRINT highAddr = addr + size;
    bool allHit = true;
591
    const ADDRINT lineSize = LineSize();
593
    const ADDRINT notLineMask = ~(lineSize - 1);
```

```
do
595
    {
    CACHE_TAG tag;
597
    UINT32 setIndex;
599
    SplitAddress(addr, tag, setIndex);
600
601
    SET & set = _sets[setIndex];
602
603
    bool localHit = set.Find(tag);
    allHit &= localHit;
605
606
    // on miss, loads always allocate, stores optionally
607
    if ((! localHit) && (accessType == ACCESS_TYPE_LOAD || STORE_ALLOCATION == CACHE_ALLOC::STO
608
609
    set.Replace(tag);
610
611
612
    addr = (addr & notLineMask) + lineSize; // start of next cache line
613
614
    while (addr < highAddr);</pre>
615
616
    _access[accessType][allHit]++;
617
618
    return allHit;
619
620
622
    * Oreturn true if accessed cache line hits
623
624
    template <class SET, UINT32 MAX_SETS, UINT32 STORE_ALLOCATION>
625
    bool CACHE<SET,MAX_SETS,STORE_ALLOCATION>::AccessSingleLine(ADDRINT addr, ACCESS_TYPE access
627
    CACHE_TAG tag;
    UINT32 setIndex;
629
    SplitAddress(addr, tag, setIndex);
631
    SET & set = _sets[setIndex];
633
    bool hit = set.Find(tag);
635
    // on miss, loads always allocate, stores optionally
637
    if ((! hit) && (accessType == ACCESS_TYPE_LOAD || STORE_ALLOCATION == CACHE_ALLOC::STORE_AL
639
    set.Replace(tag);
```

```
}
641
642
    _access[accessType][hit]++;
643
    return hit;
645
    }
646
647
    * Oreturn true if accessed cache line hits
648
649
    template <class SET, UINT32 MAX_SETS, UINT32 STORE_ALLOCATION>
    void CACHE<SET,MAX_SETS,STORE_ALLOCATION>::Flush()
651
652
    for (INT32 index = NumSets(); index >= 0; index--) {
    SET & set = _sets[index];
654
    set.Flush();
655
656
    IncFlushCounter();
657
658
    template <class SET, UINT32 MAX_SETS, UINT32 STORE_ALLOCATION>
660
    void CACHE<SET,MAX_SETS,STORE_ALLOCATION>::ResetStats()
662
    for (UINT32 accessType = 0; accessType < ACCESS_TYPE_NUM; accessType++)</pre>
664
    _access[accessType][false] = 0;
665
    _access[accessType][true] = 0;
666
667
    IncResetCounter();
668
    }
669
670
            Omy access method
671
    template <class SET, UINT32 MAX_SETS, UINT32 STORE_ALLOCATION>
    bool CACHE<SET, MAX_SETS, STORE_ALLOCATION>::SpecialAccess(ADDRINT addr, UINT32 size, ACCESS_
673
674
    const ADDRINT highAddr = addr + size;
675
    bool allHit = true;
    const ADDRINT lineSize = LineSize();
    const ADDRINT notLineMask = ~(lineSize - 1);
679
681
    CACHE_TAG temptag;
    UINT32 setIndex;
683
    SplitAddress(addr, temptag, setIndex);
685
686
```

```
SET & set = _sets[setIndex];
    myTag tag=myTag(temptag);
    bool localHit = (set.Find(tag)!=-1);
    allHit &= localHit;
691
    // on miss, loads always allocate, stores optionally
    if ((! localHit)/* & (accessType == ACCESS_TYPE_LOAD || STORE_ALLOCATION == CACHE_ALLOC::.
693
    set.Replace(tag,addr);
695
    }
    else if(localHit){
697
    set.hitReplace(tag);
698
699
    addr = (addr & notLineMask) + lineSize; // start of next cache line
700
701
    while (addr < highAddr);</pre>
702
703
    _access[accessType][allHit]++;
704
    return allHit;
706
708
    * Oreturn true if accessed cache line hits
710
    template <class SET, UINT32 MAX_SETS, UINT32 STORE_ALLOCATION>
712
    bool CACHE<SET, MAX_SETS, STORE_ALLOCATION>::SpecialAccessSingleLine(ADDRINT addr, ACCESS_TYPI
714
    CACHE_TAG temptag;
    UINT32 setIndex;
716
717
    SplitAddress(addr, temptag, setIndex);
    myTag tag=myTag(temptag);
719
    SET & set = _sets[setIndex];
721
    bool hit = (set.Find(tag)!=-1);
722
723
    // on miss, loads always allocate, stores optionally
    if ( (! hit) /*&% (accessType == ACCESS_TYPE_LOAD | | STORE_ALLOCATION == CACHE_ALLOC::STORE
725
    set.Replace(tag,addr);
727
    else if(hit){
729
    set.hitReplace(tag);
731
    _access[accessType][hit]++;
```

```
733
734 return hit;
735 }
736
737 // define shortcuts
738 #define CACHE_DIRECT_MAPPED(MAX_SETS, ALLOCATION) CACHE<CACHE_SET::DIRECT_MAPPED, MAX_SETS,
739 #define CACHE_ROUND_ROBIN(MAX_SETS, MAX_ASSOCIATIVITY, ALLOCATION) CACHE<CACHE_SET::ROUND_ROBIN(MAX_SETS, ASSOCIATIVITY, BLOCKSIZE, ALLOCATION) CACHE</pre>
740 #define CACHE_LRU(MAX_SETS, ASSOCIATIVITY, BLOCKSIZE, ALLOCATION) CACHE
741 #endif // PIN_CACHE_H
```

Appendix III

```
/*BEGIN_LEGAL
   Intel Open Source License
   Copyright (c) 2002-2016 Intel Corporation. All rights reserved.
5
   Redistribution and use in source and binary forms, with or without
   modification, are permitted provided that the following conditions are
   met:
10
   Redistributions of source code must retain the above copyright notice,
   this list of conditions and the following disclaimer. Redistributions
   in binary form must reproduce the above copyright notice, this list of
   conditions and the following disclaimer in the documentation and/or
   other materials provided with the distribution. Neither the name of
   the Intel Corporation nor the names of its contributors may be used to
   endorse or promote products derived from this software without
   specific prior written permission.
   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
   ''AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
   A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE INTEL OR
   ITS CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
   SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
   LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
   DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
   THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
   (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
   END_LEGAL */
   // @ORIGINAL_AUTHOR: Artur Klauser
33
   /*! Ofile
35
   * This file contains an ISA-portable PIN tool for functional simulation of
   * instruction+data TLB+cache hieraries
37
39
   #include <iostream>
40
   #include "pin.H"
42
  typedef UINT32 CACHE_STATS; // type of cache hit/miss counters
```

```
45
   #include "pin_cache.H"
47
   namespace IL1
49
50
   // 1st level instruction cache: 32 kB, 32 B lines, 32-way associative
51
   const UINT32 cacheSize = 32*KILO;
   const UINT32 lineSize = 32;
   const UINT32 associativity = 32;
   const CACHE_ALLOC::STORE_ALLOCATION allocation = CACHE_ALLOC::STORE_NO_ALLOCATE;
  const UINT32 max_sets = cacheSize / (lineSize * associativity);
   const UINT32 max_associativity = associativity;
58
   typedef CACHE_ROUND_ROBIN(max_sets, max_associativity, allocation) CACHE;
60
61
   LOCALVAR IL1::CACHE il1("L1 Instruction Cache", IL1::cacheSize, IL1::lineSize, IL1::association
62
64
  namespace DL1
66
   // 1st level data cache: 32 kB, 32 B lines, 32-way associative
   const UINT32 cacheSize = 32*KILO;
   const UINT32 lineSize = 32;
   const UINT32 associativity = 32;
   const CACHE_ALLOC::STORE_ALLOCATION allocation = CACHE_ALLOC::STORE_NO_ALLOCATE;
   const UINT32 max_sets = cacheSize / (lineSize * associativity);
   const UINT32 max_associativity = associativity;
   typedef CACHE_ROUND_ROBIN(max_sets, max_associativity, allocation) CACHE;
77
   LOCALVAR DL1::CACHE dl1("L1 Data Cache", DL1::cacheSize, DL1::lineSize, DL1::associativity)
79
80
81
   namespace UL2
83
   {
   // 2nd level unified cache: 2 MB, 64 B lines, 4 way compressed
   const UINT32 cacheSize = 2*MEGA;
   const UINT32 lineSize = 64;
   const UINT32 associativity = 4;
   const CACHE_ALLOC::STORE_ALLOCATION allocation = CACHE_ALLOC::STORE_ALLOCATE;
```

```
const UINT32 max_sets = cacheSize / (lineSize * associativity);
91
92
93
    typedef CACHE_LRU(max_sets,associativity,lineSize,allocation) CACHE;
95
    LOCALVAR UL2::CACHE ul2("L2 Unified Compressed Cache", UL2::cacheSize, UL2::lineSize, UL2::a
    LOCALFUN VOID Fini(int code, VOID * v)
99
    //std::cerr << itlb;
    //std::cerr << dtlb;
101
    std::cout << il1;</pre>
102
    std::cout << dl1;</pre>
    std::cout << ul2;
104
    //std::cout << ul2.geteSize()*UL2::lineSize<<"KB"<<endl;
106
107
    LOCALFUN VOID Ul2Access(ADDRINT addr, UINT32 size, CACHE_BASE::ACCESS_TYPE accessType)
108
    // second level unified cache
110
    //if(CACHE_BASE::)
    ul2.SpecialAccess(addr, size, accessType);
112
    }
114
115
    LOCALFUN VOID U12AccessSingleLine(ADDRINT addr, CACHE_BASE::ACCESS_TYPE accessType)
116
    // second level unified cache
118
    //if(CACHE_BASE::)
119
    ul2.SpecialAccessSingleLine(addr, accessType);
120
121
122
    }
123
124
125
    LOCALFUN VOID InsRef(ADDRINT addr)
127
    const UINT32 size = 1; // assuming access does not cross cache lines
129
    const CACHE_BASE::ACCESS_TYPE accessType = CACHE_BASE::ACCESS_TYPE_LOAD;
131
    // ITLB
    //itlb.AccessSingleLine(addr, accessType);
133
    // first level I-cache
135
    const BOOL illHit = ill.AccessSingleLine(addr, accessType);
```

```
137
    // second level unified Cache
    if (! il1Hit) Ul2Access(addr, size, accessType);
139
141
142
143
144
145
    LOCALFUN VOID MemRefMulti(ADDRINT addr, UINT32 size, CACHE_BASE::ACCESS_TYPE accessType)
147
    // DTLB
148
    // dtlb.SpecialAccessSingleLine(addr, CACHE_BASE::ACCESS_TYPE_LOAD);
149
150
    // first level D-cache
151
    const BOOL dl1Hit = dl1.Access(addr, size, accessType);
152
    // second level unified Cache
154
    if ( ! dl1Hit) Ul2Access(addr, size, accessType);
156
157
    LOCALFUN VOID MemRefSingle(ADDRINT addr, UINT32 size, CACHE_BASE::ACCESS_TYPE accessType)
158
    // DTLB
160
    //dtlb.AccessSingleLine(addr, CACHE_BASE::ACCESS_TYPE_LOAD);
161
162
    // first level D-cache
163
    const BOOL dl1Hit = dl1.AccessSingleLine(addr, accessType);
164
165
    // second level unified Cache
166
    if ( ! dl1Hit) Ul2AccessSingleLine(addr, accessType);
168
169
    LOCALFUN VOID Instruction(INS ins, VOID *v)
170
171
    // all instruction fetches access I-cache
172
    INS_InsertCall(
173
    ins, IPOINT_BEFORE, (AFUNPTR)InsRef,
    IARG_INST_PTR,
175
    IARG_END);
    if (INS_IsMemoryRead(ins) && INS_IsStandardMemop(ins))
179
    const UINT32 size = INS_MemoryReadSize(ins);
    const AFUNPTR countFun = (size <= 4 ? (AFUNPTR) MemRefSingle : (AFUNPTR) MemRefMulti);</pre>
181
```

```
// only predicated-on memory instructions access D-cache
    INS_InsertPredicatedCall(
    ins, IPOINT_BEFORE, countFun,
185
    IARG_MEMORYREAD_EA,
    IARG_MEMORYREAD_SIZE,
187
    IARG_UINT32, CACHE_BASE::ACCESS_TYPE_LOAD,
    IARG_END);
189
    }
190
191
    if (INS_IsMemoryWrite(ins) && INS_IsStandardMemop(ins))
193
194
    const UINT32 size = INS_MemoryWriteSize(ins);
195
    const AFUNPTR countFun = (size <= 4 ? (AFUNPTR) MemRefSingle : (AFUNPTR) MemRefMulti);</pre>
196
    // only predicated-on memory instructions access D-cache
198
    INS_InsertPredicatedCall(
    ins, IPOINT_BEFORE, countFun,
200
    IARG_MEMORYWRITE_EA,
    IARG_MEMORYWRITE_SIZE,
202
    IARG_UINT32, CACHE_BASE::ACCESS_TYPE_STORE,
    IARG_END);
204
    }
    }
206
    GLOBALFUN int main(int argc, char *argv[])
208
209
    PIN_Init(argc, argv);
210
211
    INS_AddInstrumentFunction(Instruction, 0);
212
    PIN_AddFiniFunction(Fini, 0);
213
214
    // Never returns
215
    PIN_StartProgram();
216
217
    return 0; // make compiler happy
219
```