

## HACETTEPE UNIVERSITY COMPUTER ENGINEERING DEPARTMENT

BM233 Logic Design Lab - 2020 Fall

# Experiment 4 - Combinational Circuits in Verilog

December 5, 2020

 $\begin{array}{c} Student\ name:\\ Deniz\ G\"{o}nenç \end{array}$ 

Student Number: b21946146

## 1 Problem Definition

Designing and simulating 3x8 and 4x8 decoders using Verilog HDL.

A decoder is a combinational circuit that converts binary information from n binary inputs to a maximum of 2n unique output lines. A decoder provides the 2n minterms of n input variables.

Decoders are combinational circuits. Combinational circuits are circuits whose outputs, at any instant of time, depend only on the present inputs (the combinational circuits do not use any memory elements). That is, the previous inputs or state of the circuit do not have any effect on its present state.




Figure 1: 3x8 decoder




Figure 2: 4x16 decoder

### 2 Solution Implementation

#### 2.1 3x8 decoder

I used four different variables for the inputs: a, b, c and en for enable. I used a net vector for the 8 outputs and assigned values to them with their respective boolean functions.

The code for the 3x8 decoder:

```
module decoder_3x8(a,b,c,en,d);
       // Declare input and output ports
2
       input a,b,c,en;
3
       output [7:0] d;
4
       // assign values to the outputs
       assign d[0] = en & ~a & ~b & ~c;
       assign d[1] = en & ~a & ~b & c;
       assign d[2] = en & ~a & b & ~c;
9
       assign d[3] = en & ~a & b & c;
10
       assign d[4] = en & a & ~b & ~c;
11
       assign d[5] = en & a & ~b & c;
12
       assign d[6] = en & a & b & ~c;
13
       assign d[7] = en & a & b & c;
14
   endmodule
16
```

#### $2.2 ext{ } 4x16 ext{ decoder}$

I used four different variables for the inputs: a, b, c and w. I used a net vector for the 16 outputs. I created two instances of 3x8 decoders.

The code for the 4x16 decoder:

```
'include "decoder_3x8.v"

module decoder_4x16(a,b,c,w,d);

// Declare input and output ports

input a,b,c,w;

output [15:0] d;

// Instantiate two 3x8 decoders

decoder_3x8 C1(.a(a), .b(b), .c(c), .en(w), .d(d[15:8]));

decoder_3x8 C2(.a(a), .b(b), .c(c), .en(~w), .d(d[7:0]));

endmodule

endmodule
```

## 3 Testbench Implementation

#### 3.1 3x8 decoder

The first state I am testing for is when the enable is 0. I gave a, b and c arbitrary values for this one since we don't need to test them all.

The rest of the states go by binary order. We start with 000 and end with 111. For all of these states, enable is 1.

The code for 3x8 decoder's testbench:

```
'timescale 1ns / 1ps
   'include "decoder_3x8.v"
   module decoder_3x8_tb;
       reg a,b,c,en; // Declaring inputs as regs
       wire [7:0] d; // Declaring outputs as nets
6
       decoder_3x8 UUT (.a(a), .b(b), .c(c), .en(en), .d(d)); //Instantiate UUT
7
       initial // Generating stimuli
9
           begin
10
           en=0; a=1; b=1; c=1;
           #100 en=1; a=0; b=0; c=0;
12
           #100 en=1; a=0; b=0; c=1;
13
           #100 en=1; a=0; b=1; c=0;
14
           #100 en=1; a=0; b=1; c=1;
15
           #100 en=1; a=1; b=0; c=0;
16
           #100 en=1; a=1; b=0; c=1;
17
           #100 en=1; a=1; b=1; c=0;
18
           #100 en=1; a=1; b=1; c=1;
19
           #100 $finish;
20
       end
   endmodule
```

#### 3.2 4x16 decoder

The first 8 states I am testing for is when w is 0. The other inputs follow binary order. The last 8 states I am testing for is when w is 1. The other inputs follow binary order.

The code for 4x16 decoder's testbench:

```
'timescale 1ns / 1ps
   'include "decoder_4x16.v"
   module decoder_4x16_tb;
       reg a,b,c,w; // Declaring
                                     inputs
5
       wire [15:0] d; // Declaring outputs
                                                 as nets
6
       decoder_4x16 UUT (.a(a), .b(b), .c(c), .w(w), .d(d)); // Instantiate
                                                                                    UUT
       initial // Generate stimuli
10
           begin
11
                a=0; b=0; c=0; w=0;
12
                #25 a=0; b=0; c=1;
13
                #25 a=0; b=1; c=0;
14
                #25 a=0; b=1; c=1;
15
                #25 a=1; b=0; c=0;
16
                #25 a=1; b=0; c=1;
17
                #25
                    a=1; b=1; c=0;
18
                #25 a=1; b=1; c=1;
19
                #25 a=0; b=0; c=0; w=1;
20
                #25 a=0; b=0; c=1;
21
                #25 a=0; b=1; c=0;
22
                #25 a=0; b=1; c=1;
23
                #25 a=1; b=0; c=0;
24
                #25 a=1; b=0; c=1;
25
                #25 a=1; b=1; c=0;
26
                #25 a=1; b=1; c=1;
27
                #25 $finish;
28
29
       end
30
   endmodule
```

## 4 Results



Figure 3: Resulting Waveform for the 3x8 decoder

The very first part we see is the case when enable is 0. When enable is 0, all outputs should be 0, as is here.

The next 8 parts are the 8 cases that follow binary order, while enable is 1.

My results are correct because it represents the truth table of the circuit.




Figure 4: Resulting Waveform for the 4x16 decoder

The first 8 parts are the cases when w is 0, as we can see from its line. The other three inputs follow binary order.

The last 8 parts are the cases when w is 1. The other three inputs follow binary order.

My results are correct because it represents the truth table of the circuit.

#### 5 Notes

By binary order I mean this: 000,001,010,011,100,101,110,111