



HACETTEPE UNIVERSITY
COMPUTER ENGINEERING DEPARTMENT

BM233 LOGIC DESIGN LAB - 2020 FALL

Experiment 5 - Sequential Circuits in Verilog

December 26, 2020

Student name:
Deniz GÖNENÇ

Student Number:
b21946146

1 Problem Definition

Designing and simulating a sequential circuit that uses D flip flops in Verilog HDL.

2 State Transition Table

Present State		Input		Next State		Output	
A	B	X	Y	D _A	D _B	F ₁	F ₀
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0
0	0	1	0	0	1	0	0
0	0	1	1	0	1	0	0
0	1	0	0	1	0	0	1
0	1	0	1	1	1	0	1
0	1	1	0	1	0	0	1
0	1	1	1	1	1	0	1
1	0	0	0	0	0	1	0
1	0	0	1	0	0	1	0
1	0	1	0	1	0	1	0
1	0	1	1	1	1	1	0
1	1	0	0	0	0	1	1
1	1	0	1	0	0	1	1
1	1	1	0	1	0	1	1
1	1	1	1	1	1	1	1

3 K-Maps

<i>F1</i>	<i>X,Y</i>	<i>F2</i>	<i>X,Y</i>	<i>DA</i>	<i>X,Y</i>	<i>DB</i>	<i>X,Y</i>
	00 01 11 10		00 01 11 10		00 01 11 10		00 01 11 10
<i>A,B</i> 00	0 0 0 0	<i>A,B</i> 00	0 0 0 0	<i>A,B</i> 00	0 0 0 0	<i>A,B</i> 00	0 0 1 1
01	0 0 0 0	01	1 1 1 1	01	1 1 1 1	01	0 1 1 0
11	1 1 1 1	11	1 1 1 1	11	0 0 1 1	11	0 0 1 0
10	1 1 1 1	10	0 0 0 0	10	0 0 1 1	10	0 0 1 0

4 Input Output Equations

We will use 2 D flip flops.


$$D_A = AX + A'B$$

$$D_B = A'BY + A'B'X + XY$$

$$F_1 = A$$

$$F_0 = B$$

5 Circuit Diagram



6 D Flip Flop Implementation

```
1  `timescale 1ns / 1ps
2
3  module Dflipflop(Q, Q_inv, D, clock, reset);
4      input D, clock, reset;
5      output reg Q, Q_inv;
6      always @(posedge clock or posedge reset)
7          if (reset) begin
8              Q <= 0;
9              Q_inv <= 1; end
10         else begin
11             Q <= D;
12             Q_inv <= ~D;
13         end
14
15 endmodule
```

7 Controller Implementation

```
1  `timescale 1ns / 1ps
2
3  `include "Dflipflop.v"
4
5  module controller(X, Y, F1, F0, clock, reset);
6      input X, Y, clock, reset;
7      output F1, F0;
8      wire q_a, q_a_inv, q_b, q_b_inv, and_1, and_2, and_3, and_4, and_5, or_1, or_2;
9
10     Dflipflop upper_ff(q_a, q_a_inv, or_1, clock, reset);
11     Dflipflop lower_ff(q_b, q_b_inv, or_2, clock, reset);
12
13     and(and_1, q_b, q_a_inv);
14     and(and_2, q_a, X);
15     or(or_1, and_1, and_2);
16     and(and_3, q_a_inv, q_b, Y);
17     and(and_4, q_a_inv, q_b_inv, X);
18     and(and_5, X, Y);
19     or(or_2, and_3, and_4, and_5);
20     assign F1 = q_a;
21     assign F0 = q_b;
22 endmodule
```


8 Testbench Implementation

Test for all 16 state changes.

```
1  `timescale 1ns / 1ps
2
3  `include "controller.v"
4
5  module controller_tb();
6      reg x, y, clock, reset;
7      wire F1, F0;
8      controller UUT(.X(x), .Y(y), .F1(F1), .F0(F0), .clock(clock), .reset(reset));
9
10     always begin
11         # 5 clock = 1;
12         # 5 clock = 0;
13     end
14
15     initial begin
16         reset = 1; clock = 0;
17         #50 reset = 0; x = 0; y = 0;
18         #50 y = 1;
19         #50 x = 1; y = 0;
20         #50 x = 0; y = 0;
21         #50 x = 1; y = 1;
22         #50 x = 1; y = 0;
23         #50 x = 1; y = 1;
24         #50 x = 0; y = 0;
25         #10 x = 1; y = 1;
26         #40 x = 0;
27         #50 y = 0;
28         #10 x = 1;
29         #10 x = 0;
30         #10 y = 1;
31         #20 x = 0; y = 0;
32         #10 x = 1;
33         #10 x = 0; y = 1;
34
35         #30 $finish;
36     end
37
38 endmodule
```

9 Results

9.



Resulting Waveform

The state changes in the order they happen in the waveform:

00 \rightarrow 00(*input* : 00)

00 \rightarrow 00(*input* : 01)

00 \rightarrow 01(*input* : 10)

01 \rightarrow 10(*input* : 10)

10 \rightarrow 10(*input* : 10)

10 \rightarrow 00(*input* : 00)

00 \rightarrow 10(*input* : 11)

01 \rightarrow 11(*input* : 11)

11 \rightarrow 10(*input* : 10)

10 \rightarrow 11(*input* : 11)

11 \rightarrow 00(*input* : 00)

11 \rightarrow 11(*input* : 11)

11 \rightarrow 00(*input* : 01)

01 \rightarrow 10(*input* : 00)

10 \rightarrow 00(*input* : 01)

01 \rightarrow 11(*input* : 01)

My design is working correctly because my results are parallel to the state diagram.