

HACETTEPE UNIVERSITY COMPUTER ENGINEERING DEPARTMENT

BM233 Logic Design Lab - 2020 Fall

Experiment 5 - Sequential Circuits in Verilog

December 26, 2020

Student name: Deniz Gönenç Student Number: b21946146


1 Problem Definition

Designing and simulating a sequential circuit that uses D flip flops in Verilog HDL.

2 State Transition Table

Present State		Input		Next State		Output	
Α	В	X	Υ	D_A	D_B	F ₁	F_0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0
0	0	1	0	0	1	0	0
0	0	1	1	0	1	0	0
0	1	0	0	1	0	0	1
0	1	0	1	1	1	0	1
0	1	1	0	1	0	0	1
0	1	1	1	1	1	0	1
1	0	0	0	0	0	1	0
1	0	0	1	0	0	1	0
1	0	1	0	1	0	1	0
1	0	1	1	1	1	1	0
1	1	0	0	0	0	1	1
1	1	0	1	0	0	1	1
1	1	1	0	1	0	1	1
1	1	1	1	1	1	1	1

3 K-Maps



4 Input Output Equations

We will use 2 D flip flops.


$$D_A = AX + A'B$$

$$D_B = A'BY + A'B'X + XY$$

$$F_1 = A$$

$$F_0 = B$$

5 Circuit Diagram



6 D Flip Flop Implementation

```
'timescale 1ns / 1ps
  module Dflipflop(Q, Q_inv, D, clock, reset);
       input D, clock, reset;
       output reg Q, Q_inv;
5
       always @(posedge clock or posedge reset)
       if (reset) begin
           Q <= 0;
           Q_inv <= 1; end
       else begin
           Q \ll D;
11
           Q_inv <= ~D;
       end
13
15 endmodule
```

7 Controller Implementation

```
'timescale 1ns / 1ps
   'include "Dflipflop.v"
   module controller(X, Y, F1, F0, clock, reset);
       input X, Y, clock, reset;
       output F1, F0;
       wire q_a, q_ainv, q_b, q_binv, and 1, and 2, and 3, and 4, and 5, or 1, or 2;
       Dflipflop upper_ff(q_a, q_a_inv, or_1, clock, reset);
10
       Dflipflop lower_ff(q_b, q_b_inv, or_2, clock, reset);
11
12
       and(and_1, q_b, q_a_inv);
       and(and_2, q_a, X);
       or(or_1, and_1, and_2);
15
       and(and_3, q_a_inv, q_b, Y);
16
       and(and_4, q_a_inv, q_b_inv, X);
17
       and(and_5, X, Y);
       or(or_2, and_3, and_4, and_5);
19
       assign F1 = q_a;
       assign F0 = q_b;
21
22 endmodule
```

8 Testbench Implementation


Test for all 16 state changes.

endmodule

```
'timescale 1ns / 1ps
  'include "controller.v"
3
  module controller_tb();
       reg x, y, clock, reset;
       wire F1, F0;
       controller UUT(.X(x), .Y(y), .F1(F1), .F0(F0), .clock(clock), .reset(reset));
9
       always begin
10
           # 5 clock = 1;
11
           # 5 clock = 0;
       end
13
       initial begin
       reset = 1; clock = 0;
16
       #50 reset = 0; x = 0; y = 0;
17
       #50 y = 1;
18
       #50 x = 1; y = 0;
       #50 x = 0; y = 0;
20
       #50 x = 1; y = 1;
       #50 x = 1; y = 0;
       #50 x = 1; y = 1;
       #50 x = 0; y = 0;
^{24}
       #10 x = 1; y = 1;
       #40 x = 0;
26
       #50 y = 0;
       #10 x = 1;
       #10 x = 0;
       #10 y = 1;
       #20 x = 0; y = 0;
31
       #10 x = 1;
       #10 x = 0; y = 1;
33
35
       #30 $finish;
       end
36
37
```

9 Results

9.



Resulting Waveform

The state changes in the order they happen in the waveform:

- $00 \to 00(input : 00)$
- $00 \rightarrow 00(input:01)$
- $00 \rightarrow 01(input:10)$
- $01 \rightarrow 10(input:10)$
- $10 \rightarrow 10(input:10)$
- $10 \rightarrow 00(input:00)$
- $00 \rightarrow 10(input:11)$
- $01 \rightarrow 11(input:11)$
- $11 \rightarrow 10(input:10)$
- $10 \rightarrow 11(input:11)$
- $11 \rightarrow 00(input:00)$
- $11 \rightarrow 11(input:11)$
- $11 \rightarrow 00(input:01)$
- $01 \rightarrow 10(input:00)$
- $10 \rightarrow 00(input:01)$
- $01 \rightarrow 11(input:01)$

My design is working correctly because my results are parallel to the state diagram.