

HACETTEPE UNIVERSITY COMPUTER ENGINEERING DEPARTMENT

BM233 Logic Design Lab - 2020 Fall

Final Verilog Project


January 13, 2021

Student name: Deniz Gönenç Student Number: b21946146

1 Problem Definition

Helping SCP-079 destroy mankind. It will have different states according to the awareness levels of the facility. It can attack, lay the blame on another poor microcomputer, fail or success. We will decide what it will do based on the awarenes levels of the facility which are represented by green, yellow and red.

2 State Transition Diagram



3 scp_079.v Implementation

```
'timescale 1ms/1ps
   module scp_079(clock, green, yellow, red, state, timer, a1, a2, a3, cheat_out);
       //setting inputs and outputs
       input clock, green, yellow, red;
       output reg a1 = 0, a2 = 0, a3 = 0, cheat_out = 0;
6
       output reg [2:0] state = 3'b0;
       output reg [5:0] timer = 6'b0;
       always @(posedge clock)begin
10
           timer <= timer + 1;</pre>
12
           //laylow to attack security transition
13
           if(state == 3'b0 && green && timer >= 6'b010100) begin
14
               state <= 3'b010;
               a1 <= 1;
16
               timer <= 6'b001;
           end
18
19
           //attack security to attack database transition
20
           if(state == 3'b010 && green && timer >= 6'b1010) begin
               state <= 3'b011;
               a2 <= 1;
               timer <= 6'b001;
24
           end
           //attack security to laylow transition
27
           if(state == 3'b010 && yellow) begin
               state <= 3'b000;
29
               a1 <= 0;
               timer <= 6'b001;
31
           end
           //attack database to connect transition
           if(state == 3'b011 && green && timer >= 6'b1010) begin
35
               state <= 3'b101;
36
               a3 <= 1;
37
               timer <= 6'b001;
           end
39
           //attack database to attack security transition
42
           if(state == 3'b011 && yellow) begin
               state <= 3'b010;
43
               a2 <= 0;
44
               timer <= 6'b001;
           end
46
```

```
47
            //cheat state transition
            if((state == 3'b000 || state == 3'b010 || state == 3'b011) && red) begin
49
                state <= 3'b001;
                cheat_out <= 1;</pre>
51
                timer <= 6'b001;
            end
53
            if(state == 3'b001 && timer >= 6'b001111) begin
55
                //cheat to fail transition
56
                if(red) begin
57
                     state <= 3'b100;
58
                     timer <= 6'b001;
59
60
                //cheat to laylow transition
61
                else begin
62
                     state <= 3'b0;
63
                     a1 <= 0;
64
                     a2 <= 0;
                     a3 <= 0;
66
                     cheat_out <= 0;</pre>
67
                     timer <= 6'b001;
68
                end
            end
70
       \verb"end"
71
72
73 endmodule
```

4 Testbench Implementations

4.1 allok_tb.v

```
'timescale 1ms/1ps
  'include "scp_079.v"
5 module allok_tb();
       //setting inputs and outputs
       reg green, yellow, red, clock;
       wire a1, a2, a3, cheat_out;
       wire [2:0] state;
       wire [5:0] timer;
11
       //Instantiate UUT
       scp_079 UUT(.clock(clock), .green(green), .yellow(yellow), .red(red), .state(stat
       //clock
15
       always begin
           #500 clock = 0;
17
           #500 clock = 1;
18
       end
19
20
       initial begin
           //all green all ok
           clock = 1; green = 1; yellow = 0; red = 0;
24
           $finish;
       end
25
26
27 endmodule
```

4.2 altrouble_tb.v

```
'timescale 1ms/1ps
   'include "scp_079.v"
6 module allok_tb();
       //setting inputs and outputs
       reg green, yellow, red, clock;
8
       wire a1, a2, a3, cheat_out;
       wire [2:0] state;
10
       wire [5:0] timer;
       //Instantiate UUT
       scp_079 UUT(.clock(clock), .green(green), .yellow(yellow), .red(red), .state(stat
14
15
       //clock
16
17
       always begin
           #500 clock = 0;
18
           #500 clock = 1;
19
       end
21
       initial begin
           //green in the beginning
23
           clock = 1; green = 1; yellow = 0; red = 0;
           //yellow during attack security state
25
           #25000 green = 0; yellow = 1;
           //back to ok
27
           #22000 green = 1; yellow = 0;
           $finish;
29
       end
32 endmodule
```

4.3 a2trouble_tb.v

```
'timescale 1ms/1ps
   'include "scp_079.v"
5 module allok_tb();
       //setting inputs and outputs
       reg green, yellow, red, clock;
       wire a1, a2, a3, cheat_out;
8
       wire [2:0] state;
       wire [5:0] timer;
10
       //Instantiate UUT
       scp_079 UUT(.clock(clock), .green(green), .yellow(yellow), .red(red), .state(stat
13
14
       //clock
15
       always begin
16
17
           #500 clock = 0;
           #500 clock = 1;
18
       end
19
       initial begin
21
           //green in the beginning
           clock = 1; green = 1; yellow = 0; red = 0;
23
           //yellow during attack database state
           #40000 green = 0; yellow = 1;
25
           //back to ok
           #20000 green = 1; yellow = 0;
27
           $finish;
       end
29
31 endmodule
```

4.4 cheatsuccess_tb.v

```
'timescale 1ms/1ps
   'include "scp_079.v"
5 module allok_tb();
       //setting inputs and outputs
       reg green, yellow, red, clock;
       wire a1, a2, a3, cheat_out;
8
       wire [2:0] state;
       wire [5:0] timer;
10
       //Instantiate UUT
       scp_079 UUT(.clock(clock), .green(green), .yellow(yellow), .red(red), .state(stat
13
14
       //clock
15
       always begin
16
17
           #500 clock = 0;
           #500 clock = 1;
       end
19
       initial begin
21
           //green in the beginning
           clock = 1; green = 1; yellow = 0; red = 0;
23
           //red during attack database state
           #40000 green = 0; red = 1;
25
           //back to ok, cheat successful
           #12000 green = 1; red = 0;
27
           $finish;
       end
29
31 endmodule
```

4.5 fail_tb.v

```
'timescale 1ms/1ps
   'include "scp_079.v"
5 module allok_tb();
       //setting inputs and outputs
       reg green, yellow, red, clock;
       wire a1, a2, a3, cheat_out;
8
       wire [2:0] state;
       wire [5:0] timer;
10
       //Instantiate UUT
       scp_079 UUT(.clock(clock), .green(green), .yellow(yellow), .red(red), .state(stat
13
14
       //clock
15
       always begin
16
17
           #500 clock = 0;
           #500 clock = 1;
       end
19
       initial begin
21
           //green in the beginning
           clock = 1; green = 1; yellow = 0; red = 0;
23
           //red during attack database state...
           #40000 green = 0; red = 1;
25
           //but never back to ok :( scp failed
           $finish;
27
       end
30 endmodule
```

5 Results




Figure 1: allok_tb.v

Lay-low State to Attack Security State transition at $20 \, \mathrm{s}$ mark. Attack Security State to Attack Database State transition at $30 \, \mathrm{s}$ mark. Attack Database State to Connect State transition at $40 \, \mathrm{s}$ mark.




Figure 2: a1trouble_tb.v

Lay-low State to Attack Security State transition at 20 s mark. Attack Security State to Lay-low State transition at 25 s mark. Lay-low State to Attack Security State transition at 47 s mark. Attack Security State to Attack Database State transition at 57 s mark. Attack Database State to Connect State transition at 67 s mark.




Figure 3: a2trouble_tb.v

Lay-low State to Attack Security State transition at 20 s mark. Attack Security State to Attack Database State transition at 30 s mark. Attack Database State to Attack Security State transition at 40 s mark. Attack Security State to Lay-low State transition at 41 s mark. Lay-low State to Attack Security State transition at 61 s mark. Attack Security State to Attack Database State transition at 71 s mark. Attack Database State to Connect State transition at 81 s mark.




Figure 4: cheatsuccess_tb.v

Lay-low State to Attack Security State transition at 20 s mark. Attack Security State to Attack Database State transition at 30 s mark. Attack Database State to Cheat State transition at 40 s mark. Red goes low at 52 s mark. Cheat State to Lay-low State transition at 55 s mark. Lay-low State to Attack Security State transition at 75 s mark. Attack Security State to Attack Database State transition at 85 s mark. Attack Database State to Connect State transition at 95 s mark.




Figure 5: fail_tb.v

Lay-low State to Attack Security State transition at 20 s mark. Attack Security State to Attack Database State transition at 30 s mark. Attack Database State to Cheat State transition at 40 s mark. Cheat State to Fail State transition at 55 s mark. Red never goes away...

6 Notes

The waveforms may seem small but if you zoom in they should be readable. Sorry for any mistakes I made. And thanks for a wonderful semester!

References

- Our TAs amazing pdf.
- Stackoverflow for Verilog troubles.