# Register Transfer Level & Design with ASM

Logic and Digital System Design - CS 303
Sabancı University

#### Overview

- Register transfer level (RTL) to model complex digital systems
  - a level of abstraction used in describing operations of synchronous digital circuits
  - a circuit's behavior is defined in terms of the transfer of data between hardware registers, and the operations performed on data.
- Goal: Algorithmic expression of a digital system
- Algorithmic State Machine (ASM) charts
  - to model complex digital systems
  - to map a complex design into hardware

## Register Transfer Level

- Designing a complex digital system using state tables becomes difficult as the number of states increases
- Remedy
  - partition the system into modular subsystems
  - each module is designed separately
  - modules are connected to each other
- A digital module is best defined by
  - 1. A set of registers
  - 2. Operations on the binary information stored in them

## Register Transfer Level

- Register operations
  - move, copy, shift, count, clear, load, add, subtract
- A digital system is said to be represented at the register transfer level (RTL) when it is specified by the following three components
- 1. Set of registers
- Operations performed on the data stored in the registers
- 3. The control supervises the sequence of operations in the system

#### The Control

#### Control logic

- Initiates the sequence of operations
- generates timing (control) signals that sequence the operations in a prescribed manner
  - The outputs of control logic are binary signals that initiate the various operations in registers
- Certain conditions that depend on the previous operations may determine the sequence of future operations
- Transfer statement
  - $-R_2 \leftarrow R_1$  ("replacement" operation)
- Conditional transfer statement
  - if  $(T_1 = 1)$  then  $R_2 \leftarrow R_1$
  - $-\mathbf{T_1}$  is checked and a control signal set to a proper value


## Register Transfer Operations

- In register transfer operations, clock is not explicitly shown
  - but, transfer is assumed to happen at the clock edge.
  - previous example
    - if  $(T_1 = 1)$  then  $R_2 \leftarrow R_1$
    - $T_1$  may become 1 before the clock edge, but actual transfer happens exactly at the clock edge.
- Examples:
  - if  $(T_3 = 1)$  then  $(R_2 \leftarrow R_1, R_1 \leftarrow R_2)$
  - $-R_1 \leftarrow R_1 + R_2$
  - $-R_3 \leftarrow R_3 + 1$
  - R₄ ← shr R₄
  - $-R_5 \leftarrow 0$

# Types of Register Operations

- Four categories
- 1. transfer operations
- 2. arithmetic operations
- 3. logic operations
- 4. shift operations

## Datapath and Control



- One obvious distinction
  - design of datapath (data processing path)
  - 2. design of control circuit


## Hardware Algorithm & ASM Chart

- (Digital) hardware algorithm
  - is a procedure for implementing a digital circuit with given pieces of hardware equipments
  - specifies the control sequence and datapath tasks
- Algorithmic state machine (ASM) chart is a special type of flowchart used to define digital hardware algorithms.
  - state machine is another term for a sequential circuit
- ASM chart describes
  - the sequence of events,
  - events that occur at state transitions.

## **ASM Chart**


- Three basic elements
- 1. State box
- 2. Decision box
- 3. Conditional box


#### State Box




- The output signals (e.g., START) in the box take the specified values in the current state
  - if not specified they are 0 in other states .
- The notation R ← 0 means that the register is cleared to 0 when the system transits from A to the next state

## **State Box**







#### **Decision Box**



- Decision box has two or more branches going out.
- Decision is made based on the value of one or more input signals (e.g., signal J)
- Decision box must follow and be associated with a state box.
- Thus, the decision is made in the same clock cycle as the other actions of the state.

# **Decision Box**






#### **Conditional Box**


Register operation or output


- A conditional box must follow a decision box.
- A conditional box is attached to a state box through one or more decision boxes.
- Therefore, the output signals in the conditional output box are asserted in the same clock cycle as those in the state box to which it is attached.
- The output signals can change during the current state as a result of changes on the inputs.
- The conditional output signals are sometimes referred as <u>Mealy outputs</u> since they depend on the input signals as well.

## **Conditional Box**




# **Example: Traffic Control**







# **Datapath & Control**



# **Example: ASM Chart**




#### Traffic Controller with a Timer




- There is an abundance of states.
- states from s<sub>0</sub> to s<sub>255</sub> map to a simple counter
- we can just separate the traffic light controller from the timer.


## **Linked ASM Charts**




## **Linked ASM Charts**



## **Linked ASM Charts**



# Traffic Control Example - Schematic





Note that **present\_state**, **start\_timer** and **timed** outputs are normally not shown (they are internal). Here, they are used for debugging

#### `timescale 1ns / 1ps

# Verilog Code – Counter 1/2

```
module Counter (input clk, reset, start, output reg timeup);
  reg state;
  req [2:0] CNT;
  parameter IDLE = 1'b0, COUNT = 1'b1, LIMIT = 3'd6;
  //Sequential part
  always @ (posedge clk or posedge reset)
  if (reset)
    state <= IDLE; CNT <= 0;
  else case (state)
    TDLE:
      CNT <= 0:
      if(start) state <= COUNT; else state <= IDLE;</pre>
    COUNT:
      CNT <= CNT+1;
      if(timeup) state <= IDLE; else state <= COUNT;</pre>
    default:
       CNT <= CNT;
       state <= IDLE;</pre>
    endcase
```






# Verilog Code – Counter 2/2

•

```
//Combinational output circuit
always@(*)
    case (state)
        COUNT:
        if(CNT == LIMIT)
            timeup = 1'b1;
        else
            timeup = 1'b0;
        default:
            timeup = 1'b0;
        endcase
```




# Verilog Code –Trafic Light 1/4

```
`timescale 1ns / 1ps
module TraficLight (clk, reset, car, timed, MAJOR, MINOR, start timer, pres state);
                                                                               MAJOR
input clk, reset, car, timed;
output MAJOR, MINOR, start timer, pres state;
                                                                reset
                                                                                MINOR
reg next state;
reg pres state;
                                                                            start timer
                                                                car
reg MAJOR;
reg MINOR;
                                                                timed
                                                                             pres state
reg start timer;
parameter
   ST G = 1'b0,
   ST R = 1'b1;
                                                                       MAJOR
// FSM starts
//Sequential circuit state transitions
                                                                               0
always@(posedge clk or posedge reset)
begin
                                                                       start_timer
   if (reset)
      pres state <= ST G;</pre>
   else
                                                                        MINOR
      pres state <= next state;</pre>
end
                                                                                       27
```


## Verilog Code –Trafic Light 2/4

```
//Combinational circuit for state transition
always@(*)
   case (pres state)
      ST G:
        if(car)
           next state = ST R;
        else
           next state = pres state;
      ST R:
        if (timed)
           next state = ST G;
        else
           next state = pres state;
      default:
         next state = ST G;
   endcase
```




## Verilog Code –Trafic Light 3/4

```
//Combinational circuits outputs
always@(*)
   case (pres state)
      ST G:
          if (car)
              start timer = 1; // Mealy output
          else
               start timer = 0;// Mealy output
      default:
         start timer = 0;
   endcase
// FSM ends
```




## Verilog Code –Trafic Light 4/4

```
// DATAPATH STARTS: We have 2 register at datapath MAJOR and MINOR
//DATAPATH starts
always@(*)
begin
   case (pres state)
        ST R:
         begin
            MAJOR = 0; // Moore output
           MINOR = 1; // Moore output
         end
      default:
        begin
            MAJOR = 1; // Moore output
            MINOR = 0; // Moore output
         end
   endcase
end
//DATAPATH ends
endmodule
```



## **Traffic Control Example - Simulation**




- Note 1: 0 is state Green and 1 is state Red for present\_state.
- Note 2: Second time the "car" signal is asserted, the system is not affected, because the system is designed in this way (i.e., the car signal is effective only when the present state is Green).

## Traffic Control Example - Verilog Code

- Please see the files "TrafficLight.v" and "Counter.v" for verilog codes of the traffic control example.
- Note that these modules are seperate and they are used
  - in a schematic file called "TrafficControl\_sch.sch",
  - and, in a verilog file called "TrafficControl.v".

#### **ASM Block**


 A structure consisting of one state box and all the decision and conditional boxes associated with it.




#### **ASM Block**

 One input path, any number of exit paths

 Each ASM block describes the state of a system during one clock-pulse interval



 The same clock pulse transfer the system controller to one of the next states (e.g. T<sub>2</sub>, T<sub>3</sub>, or T<sub>4</sub>)




# Timing Considerations 1/4

- The pulses of the common clock are applied to
  - registers in the datapath
  - all flip-flops in the control
- We can assume that inputs are also synchronized with the clock
  - Since they are the outputs of another circuit working with the same common clock.
  - Synchronous inputs

# Timing Considerations 2/4

 Major difference between a conventional flow chart and ASM chart is in the time relations among the various operations




## Timing Considerations 3/4

- If it were a conventional flowchart
  - $1.A \leftarrow A + 1$
  - 2. start = 1
  - 3. if e = 1 then
    R ← 0
    - next state is T<sub>4</sub>
  - 4. else


if f = 1 then
 next state is T<sub>3</sub>
else


next state is T<sub>2</sub>



# Timing Considerations 4/4

- But, in ASM chart, interpretation is different
  - all operations in a block occur in synchronism with the clock
  - "start" is asserted in T<sub>1</sub>
  - input signals "e" and "f" are checked in T<sub>1</sub>
  - The following operations are executed simultaneously during the next positive code edge of clock
    - $A \leftarrow A + 1$
    - $R \leftarrow 0$  (if e = 1)
    - control transfer to the next state






### Example: Binary Multiplier

- Sequential multiplier
- Algorithm: successive additions and shifting

mult	iplicand			<b>Y</b> 3	<b>Y</b> 2	<b>Y</b> 1	<b>Y</b> 0
multiplier			×	<b>x</b> <sub>3</sub>	<b>x</b> <sub>2</sub>	<b>X</b> <sub>1</sub>	$\mathbf{x}_{0}$
partial product				<b>x</b> <sub>0</sub> <b>y</b> <sub>3</sub>	$\mathbf{x}_0 \ \mathbf{y}_2$	$\mathbf{x}_0 \mathbf{y}_1$	$\mathbf{x}_0 \mathbf{y}_0$
			$\mathbf{x}_1 \ \mathbf{y}_3$	$\mathbf{x}_1 \ \mathbf{y}_2$	$\mathbf{x}_1 \ \mathbf{y}_1$	$\mathbf{x}_1 \mathbf{y}_0$	
		$\mathbf{x}_2 \; \mathbf{y}_3$	$\mathbf{x}_2 \; \mathbf{y}_2$	$\mathbf{x}_2 \ \mathbf{y}_1$	$\mathbf{x}_2 \mathbf{y}_0$		
+	$\mathbf{x}_2 \; \mathbf{y}_3$	$\mathbf{x}_3 \mathbf{y}_2$	$\mathbf{x}_3 \ \mathbf{y}_1$	$\mathbf{x}_3 \ \mathbf{y}_0$			
Z <sub>7</sub>	z <sub>6</sub>	<b>z</b> <sub>5</sub>	Z <sub>4</sub>	<b>z</b> <sub>3</sub>	<b>z</b> <sub>2</sub>	z <sub>1</sub>	z <sub>0</sub>
product							3

## Schematic of Binary Multiplier




# Hardware Algorithm for Multiplier

```
Input: X, Y, n = \lfloor \log_2 X \rfloor
Output: Z = X \times Y
Step 0. if (Start == 0) do nothing
           else go to Step 1;
Step 1. Q \leftarrow X; B \leftarrow Y; A \leftarrow 0; C \leftarrow 0; CNT \leftarrow n;
           go to Step 2;
Step 2. CNT \leftarrow CNT-1;
           if(Q_0 == 1)
              A \leftarrow A+B; C \leftarrow Carry(A+B);
           go to Step 3;
Step 3. CAQ \leftarrow shr(CAQ); C \leftarrow 0;
           if (CNT == 0) go to Step 0;
```


else go to Step 2;

41

#### Example: ASM Chart



#### Example: ASM Chart



## Multiplier – Verilog Code 1/7


```
module TopModule(x, y, n, clk, start, reset, out, state, cnt);
input [3:0] x, y, n;
input clk, start, reset;
output [8:0] out;
output [1:0] state;
output [3:0] cnt;
reg [8:0] out;
req [1:0] state;
reg [3:0] b, a, q, cnt;
reg c;
parameter t0 = 0, t1 = 1, t2 = 2, t3 = 3;
parameter zero = 0;
. . .
```

# Multiplier – Verilog Code 2/7

```
. . .
module TopModule(x, y, n, clk, start, reset, out, state);
. . .
always @ *
     begin
           case (state)
                 t0:
                      out = \{c, a, q\};
                 t1:
                      out = \{c, a, q\};
                 t2:
                      out = \{c, a, q\};
                 t3:
                      out = \{c, a, q\};
                 default:
                      out = \{c, a, q\};
           endcase
     end
```


## Multiplier – Verilog Code 3/7

```
always @ (posedge clk or posedge reset)
   if (reset)
  begin
        state <= t0;
        a <= zero;
        b <= zero;
        c <= zero;
        q <= zero;
        cnt <= zero;</pre>
   end
  else
```




# Multiplier – Verilog Code 4/7

```
always @ (posedge clk or posedge reset)
   if (reset)
   else
        case (state)
        t0:
                if(start)
                         state <= t1;
                else
                         state <= t0;</pre>
```




# Multiplier – Verilog Code 5/7

```
always @ (posedge clk or posedge reset)
   if (reset)
   . . .
   else
        case (state)
                 t1:
                 begin
                          b \le y;
                          q \le x;
                          cnt <= n;</pre>
                          state <= t2;
                 end
```



### Multiplier – Verilog Code 6/7

```
always @ (posedge clk or posedge reset)
   if (reset)
  else
        case (state)
                t2:
                begin
                        cnt <= cnt - 1;
                        if(q[0] == 1'b0)
                                state <= t3;
                        else
                        begin
                                \{c, a\} \le a + b;
                                state <= t3;
                        end
                end
```



# Multiplier – Verilog Code 7/7

```
. . .
                                                                            from T<sub>2</sub>
always @ (posedge clk or posedge reset)
                                                                    T_3
    if (reset)
                                                                       Shift Right CAQ, C \leftarrow 0
   else
          case (state)
                                                                              CNT=0
           . . .
                                                                    to T<sub>2</sub>
                     t3:
                                                                                       to T<sub>o</sub>
                     begin
                                \{c, a, q\} \le \{1'b0, c, a, q[3:1]\};
                                if(cnt == 0)
                                          state <= t0;
                               else
                                          state <= t2;
                     end
                     default:
                                if(start) state <= t1;</pre>
                               else state <= t0;</pre>
          endcase
```

endmodule

# Multiplier – Test Code 1/4

```
`timescale 1ns / 1ps
module topmoduleTest;
   // Inputs
   reg [3:0] x;
   reg [3:0] y;
   reg [3:0] n;
   reg clk;
   reg start;
   reg reset;
  // Outputs
  wire [8:0] out;
  wire [1:0] state;
  wire [3:0] cnt;
```

### Multiplier – Test Code 2/4

```
`timescale 1ns / 1ps
module topmoduleTest;
. . .
// Instantiate the Unit Under Test (UUT)
   TopModule uut (
        .x(x),
        .y(y),
        .n(n),
        .clk(clk),
        .start(start),
        .reset(reset),
        .out(out),
        .state(state),
        .cnt(cnt)
   );
```


### Multiplier – Test Code 3/4

```
`timescale 1ns / 1ps
module topmoduleTest;
. . .
initial begin
        // Initialize Inputs
        x = 0;
        y = 0;
        n = 0;
        clk = 0;
        start = 0;
        reset = 0;
```

### Multiplier – Test Code 4/4

```
module topmoduleTest;
. . .
initial begin
. . .
   // Wait 15 ns for global reset to finish
         #15
         reset = 1;
         #10
         reset = 0;
         #5
         start = 1;
         n = 4;
         x = 10;
         y = 13;
         #10
         start = 0;
         #200;
   end
   always #10 clk = ~clk;
endmodule
```

# Multiplier – Simulation 1/3



# Multiplier – Simulation 2/3



# Multiplier – Simulation 3/3

