Lab #3 CS303

Deniz Küçükahmetler 24879

December 16, 2020

1 Project Description

Designing a 15-bit adder/subractor.


In the first design, a 20-bit ripple-carry adder-subtractor using full adders was designed.

In the second design a 20-bit hybrid adder-subtractor using four 5-bit carry lookahead adders was designed.

2 First Design

2.1 Simulation

For simulation, 4 different inputs were tried. Bit representations of inputs, outputs, adder/subtractor indicator input (SUB = 0 for addition, SUB = 1 for subtraction), overflow detection output (OVF = 0 for no overflow, OVF = 1 for overflow) can be seen in the figure.



Here is the input/output flow by decimal representations:

• input A: -15000 input B: 15000 operation: addition

result: 0 overflow: no

• input A: 1039 input B: 46

operation: subtraction

result: 993 overflow: no

• input A: 155863 input B: -520000 operation: subtraction

result: 272713 overflow: yes • input A: -400000 input B: -500000 operation: addition result: 148528 overflow: yes

2.2 Synthesis Results

Area:

```
______
                      Final Report
______
Final Results
RTL Top Level Output File Name : RCA.ngr
Top Level Output File Name
                          : RCA
Output Format
                          : NGC
Optimization Goal
                          : Speed
Keep Hierarchy
                           : No
Design Statistics
# IOs
                           : 63
Cell Usage :
# BELS
                           : 41
#
    LUT2
                          : 1
     LUT3
                          : 1
    LUT4
                          : 39
# IO Buffers
                           : 63
    IBUF
                          : 41
     OBUF
                          : 22
Device utilization summary:
Selected Device : 3s100etq144-4
Number of Slices:
                              24 out of 960
                                                2%
Number of 4 input LUTs:
                              41 out of 1920
                                                28
Number of IOs:
                               63
Number of bonded IOBs:
                              63 out of 108 58%
```

It can be seen in the figure that, Number of LUTs: 41 out of 1,920. Time:

So, maximum combinational combinational path delay is 29,158 ns.

2.3 Implementation Results

Area:

```
Design Summary
-----
Number of errors:
Number of warnings:
Logic Utilization:
 Number of 4 input LUTs:
                                       41 out of
                                                  1,920
                                                            2%
Logic Distribution:
 Number of occupied Slices:
                                        21 out of
                                                     960
   Number of Slices containing only related logic:
                                                       21 out of
                                                                    21 100%
   Number of Slices containing unrelated logic:
                                                       0 out of
                                                                      21
     *See NOTES below for an explanation of the effects of unrelated logic.
 Total Number of 4 input LUTs:
                                       41 out of 1,920
                                                            2%
 Number of bonded IOBs:
                                       63 out of
                                                    108
                                                           58%
```

It can be seen in the figure that, Number of 4 input LUTs: 41 out of 1,920. Time:

```
B<18>
                             |Sum<19>
                                                                     8.2801
B<19>
B<19>
                             |Carry
                                                                     6.810|
B<19>
                              |Sum<19>
                                                                      8.152
                                                                   8.152|
26.858|
27.324|
9.681|
11.093|
12.761|
                              Carry
Cin
                             OVF
Cin
Cin
Cin
Cin
Cin
                             |Sum<1>
|Sum<2>
                             |Sum<3>
                                                                   12.761|
13.210|
14.079|
15.572|
16.066|
17.179|
18.300|
19.585|
                             |Sum<4>
|Sum<5>
Cin
Cin
Cin
Cin
Cin
                             |Sum<6>
|Sum<7>
                              |Sum<8>
                             |Sum<9>
|Sum<10>
                                                                   19.681|
20.687|
22.518|
                              |Sum<11>
Cin
Cin
Cin
Cin
Cin
                             |Sum<12>
|Sum<13>
                                                                   21.865|
23.975|
24.953|
                             |Sum<14>
|Sum<15>
                              |Sum<16>
Cin
                             |Sum<17>
|Sum<18>
                                                                   26.287
Cin
                             |Sum<19>
                                                                    27.582
Analysis completed Wed Dec 16 12:00:40 2020
```


So, maximum delay received in the design is 27.582 ns.

3 Second Design

In this design, a hybrid 20-bit carry look-around adder/subtractor was designed.

3.1 Simulation

For simulation, 4 different inputs were tried. Bit representations of inputs, outputs, adder/subtractor indicator input (SUB = 0 for addition, SUB = 1 for subtraction), overflow detection output (OVF = 0 for no overflow, OVF = 1 for overflow) can be seen in the figure.



Here is the input/output flow by decimal representations:

• input A: -15000 input B: 15000

operation: addition

result: 0 overflow: no

• input A: 1039 input B: 46

operation: subtraction

result: 993 overflow: no

• input A: 155863 input B: -520000 operation: subtraction

result: 272713 overflow: yes

• input A: -400000 input B: -500000 operation: addition result: 148528 overflow: yes

3.2 Synthesis Results

Area:

```
Final Report
Final Results
RTL Top Level Output File Name
Top Level Output File Name
Output Format
Optimization Goal
Keep Hierarchy
                                                         : cla_add_sub.ngr
: cla_add_sub
: NGC
: Speed
: No
Design Statistics
# IOs
Cell Usage :
# BELS
           LUT2
LUT3
           LUT4
MUXF5
# IO Buffers
# IBUF
                                                         : 62
: 41
                                                          : 21
            OBUF
Device utilization summary:
Selected Device : 3sl00etq144-4
  Number of Slices:
                                                                   27 out of
 Number of 4 | input LUTs:
Number of IOs:
Number of bonded IOBs:
                                                                   47 out of 1920
62
                                                                                                       2%
                                                                   62 out of
                                                                                         108
                                                                                                     57%
```

It can be seen that, number of 4 input LUTs is 47 out of 1.920. Time:

It can be seen that, maximum combinational path delay of the design is 27,949 ns.

3.3 Implementation Results

Area:

```
Design Summary

Number of errors: 0
Number of warnings: 0
Logic Utilization:
Number of 4 input LUTs: 47 out of 1,920 2%
Logic Distribution:
Number of occupied Slices: 26 out of 960 2%
Number of Slices containing unprelated logic: 26 out of 26 100%
Number of Slices containing unprelated logic: 0 out of 26 0%
Number of Slices containing unprelated logic: 0 out of 26 0%
Number of Slices containing unprelated logic: 10 out of 26 0%
Number of Slices containing unprelated logic: 10 out of 26 0%
Number of Slices containing unprelated logic: 26 out of 26 100%
Number of Slices containing unprelated logic: 26 out of 26 0%
Number of Slices containing unprelated logic: 27 out of 28 0%
Number of Slices containing unprelated logic: 28 0%
Number of Slices containing unprelated logic: 26 out of 26 100%
Number of Slices containing unprelated logic: 26 out of 26 100%
Number of Slices containing unprelated logic: 26 out of 26 100%
Number of Slices containing unprelated logic: 26 out of 26 100%
Number of Slices containing unprelated logic: 26 out of 26 100%
Number of Slices containing unprelated logic: 26 out of 26 100%
Number of Slices containing unprelated logic: 26 out of 26 100%
Number of Slices containing unprelated logic: 26 out of 26 100%
Number of Slices containing unprelated logic: 26 out of 26 100%
Number of Slices containing unprelated logic: 26 out of 26 100%
Number of Slices containing unprelated logic: 26 out of 26 100%
Number of Slices containing unprelated logic: 26 out of 26 100%
Number of Slices containing unprelated logic: 26 out of 26 100%
Number of Slices containing unprelated logic: 26 out of 26 100%
Number of Slices containing unprelated logic: 26 out of 26 100%
Number of Slices containing unprelated logic: 26 out of 26 100%
Number of Slices containing unprelated logic: 26 out of 26 100%
Number of Slices containing unprelated logic: 0 out of 26 00%
Number of Slices containing unprelated logic: 0 out of 26 00%
Number of Slices containing unprelated logic: 0 out of 26 00%
Number of Slices containing unprelated
```

It can be seen that, number of 4 input LUTs is 47 out of 1.920. Time:

It can be seen that, maximum delay of the design is 29,022 ns.

4 Discussion

- Ripple-carry adder/subtractor gave 29,158 ns of delay whereas CLA gave 27,949 ns of delay in synthesis results.
 - Ripple-carry adder/subtractor gave 27,582 ns of delay whereas CLA gave 29,022 ns of delay in implementation results.
 - In both synthesis and implementation results, 41 LUTs were given for ripple-carry and 47 LUTs were given for CLA.
 - In synthesis results, ripple-carry adder/subtractor was better in terms of area and worse in terms of speed compared to CLA. Thus, the area-speed trade-off can be observed. However in implementation, ripple-carry adder was better in terms of both area and speed. This is theoretically wrong. So, this situation can be explained with outer factors such as computers operating system or hardware properties.
- First design was better in terms of time when we compare the maximum delay times. Again, first design was better in terms of area. However, this wasn't expected as stated above and can be explained with outer factors, perhaps depending on the computer hardware.
- A metric as time x area can be defined. Since we want both of them to be small, we can say that if the result of time x area is less, the design is better. Time is measured in ns and area is measured in terms of LUTs. First design = 58 x 25.210 = 1462.18 LUTs x ns Second design = 85 x 20.698 = 1759.33 LUTs x ns First design is better in terms of the new metric defined.

• In a good design, it is desired to occupy less area and and short time. In the metric I defined, both time and space are taken into account. If one is too much, metric grows more since time and area are multiplied. Of course a "good design" depends on the purpose of the task. A design can be preferred for a specific task but not for others.

In the designs we made, there is no better design since ripple-carry is better in terms of area and CLA is better in terms of speed. So, better design depends on the purpose and the bit length of the inputs.