


EEE 248 | Logic Design

Final Lab Report

Fuat Deniz YILMAZOK – **2079465**

Part 1 | Control Unit

Documents in this part, already included in the part 1 report.
They're added here to refer from **part 2**.



Notes for State Diagram

Inputs to the circuit:

```
in_start
in_Q_0
in_Q_M1
in_currentStep // Output of drop-down counter.
in_rst
```

Color Coded Conditionals:

Pink conditional showed on the diagram to save space.

```
condition_gray = in_rst == 0
```

```
condition_black = in_start == 0 && in_currentStep != 0
```

```
condition_green = in_start == 1 && in_currentStep != 0 && Q0Q-1 == 01
```

```
condition_blue = in_start == 1 && in_currentStep != 0 && (Q0Q-1 == 00 || Q0Q-1 == 11)
```

```
condition_red = in_start == 1 && in_currentStep != 0 && Q0Q-1 == 10
```

```
condition_purple = in_currentStep == 0
```

```
1  // Verilog code for moore fsm.
2  // For color coded information, refer to state diagram.
3  // Fuat Deniz YILMAZOK - 2079465
4  module ControlUnit(
5      out_cmd_add,
6      out_cmd_sub,
7      out_cmd_ars,
8      out_cmd_stepDown,
9      out_cmd_init,
10     out_cmd_rst,
11
12     out_currentState,
13
14     out_jtag_state_next,
15
16     in_start,
17     in_Q_0,
18     in_Q_M1,
19     in_currentStep,
20     in_clk,
21     in_rst
22 );
23
24 output reg out_cmd_add,
25           out_cmd_sub,
26           out_cmd_ars,
27           out_cmd_stepDown,
28           out_cmd_init,
29           out_cmd_rst;
30
31 // Does not use any parameter,
32 // because there is no need expose number of state constants.
33 output [6:0] out_currentState, out_jtag_state_next;
34
35 input in_start,
36       in_Q_0,
37       in_Q_M1,
38       in_clk,
39       in_rst;
40
41 parameter CONST_DATA_SIZE = 4; // Exposed parameter to the outside.
42
43 input[CONST_DATA_SIZE - 1 : 0] in_currentStep;
44
45
46 // Local constants.
47 // I did not declare them as parameter, because they're not needed in the outside world
48 // and they make symbol for block diagram unnecessarily complicated.
49 localparam CONST_STATE_COUNT = 7,
50
51             CONST_STATE_RESET = 7'b000_000_1,
52             CONST_STATE_INITIALIZE = 7'b000_001_0,
53             CONST_STATE_PAUSE = 7'b000_010_0,
54             CONST_STATE_ONLY_ARS = 7'b000_100_0,
55             CONST_STATE_ADD_N_ARS = 7'b001_000_0,
56             CONST_STATE_SUB_N_ARS = 7'b010_000_0,
57             CONST_STATE_COMPLETE = 7'b100_000_0;
58
59 reg [CONST_STATE_COUNT - 1 : 0] state_current, state_next;
60
61 // Dataflow outputs.
62 assign out_currentState = state_current;
63 assign out_jtag_state_next = state_next;
64
65
```

```
66 // State register.
67 always@(posedge in_clk, posedge in_rst) begin
68     if(in_rst)
69         state_current <= CONST_STATE_RESET;
70     else
71         state_current <= state_next;
72 end
73
74
75 wire [1:0] qValues= {in_Q_0, in_Q_M1};
76
77 // Implicit assign statements.
78 wire condition_gray = in_rst == 0,
79     condition_black = in_start == 0 && in_currentStep != 0,
80     condition_green = in_start == 1 && in_currentStep != 0 && qValues == 2'b01,
81     condition_blue = in_start == 1 && in_currentStep != 0 && (qValues == 2'b00 || qValues == 2'b11),
82     condition_red = in_start == 1 && in_currentStep != 0 && qValues == 2'b10,
83     condition_purple = in_currentStep == 0;
84
85
86 // Next state logic.
87 always@(condition_gray,
88     condition_black,
89     condition_green,
90     condition_blue,
91     condition_red,
92     condition_purple,
93
94     state_current
95 ) begin
96
97 // Retain current state.
98 state_next <= state_current;
99
100 // Change state if needed.
101 case(state_current)
102     CONST_STATE_RESET: if(condition_gray) state_next <= CONST_STATE_INITIALIZE;
103
104     CONST_STATE_INITIALIZE: begin
105         if(condition_blue) state_next <= CONST_STATE_ONLY_AR$;
106         else if(condition_red) state_next <= CONST_STATE_SUB_N_AR$;
107     end
108
109     CONST_STATE_PAUSE: begin
110         if(condition_purple) state_next <= CONST_STATE_COMPLETE; // Prioritized for ending
calculations if, no more steps left.
111         else if(condition_blue) state_next <= CONST_STATE_ONLY_AR$;
112         else if(condition_red) state_next <= CONST_STATE_SUB_N_AR$;
113         else if(condition_green) state_next <= CONST_STATE_ADD_N_AR$;
114     end
115
116     CONST_STATE_ONLY_AR$: begin
117         if(condition_purple) state_next <= CONST_STATE_COMPLETE; // Prioritized for ending
calculations if, no more steps left.
118         else if(condition_black) state_next <= CONST_STATE_PAUSE;
119         else if(condition_green) state_next <= CONST_STATE_ADD_N_AR$;
120         else if(condition_red) state_next <= CONST_STATE_SUB_N_AR$;
121     end
122
123     CONST_STATE_ADD_N_AR$: begin
124         if(condition_purple) state_next <= CONST_STATE_COMPLETE; // Prioritized for ending
calculations if, no more steps left.
125         else if(condition_black) state_next <= CONST_STATE_PAUSE;
126         else if(condition_blue) state_next <= CONST_STATE_ONLY_AR$;
127         else if(condition_red) state_next <= CONST_STATE_SUB_N_AR$;
```


```
128         end
129
130     CONST_STATE_SUB_N_ARS begin
131         if(condition_purple) state_next <= CONST_STATE_COMPLETE; // Prioritized for ending
calculations if, no more steps left.
132         else if(condition_black) state_next <= CONST_STATE_PAUSE;
133         else if(condition_blue) state_next <= CONST_STATE_ONLY_ARS;
134         else if(condition_green) state_next <= CONST_STATE_ADD_N_ARS;
135     end
136 endcase
137 end
138
139
140 // Output logic.
141 always@(state_current) begin
142
143     out_cmd_add <= 0;
144     out_cmd_sub <= 0;
145     out_cmd_ars <= 0;
146     out_cmd_stepDown <= 0;
147     out_cmd_init <= 0;
148     out_cmd_rst <= 0;
149
150     // CONST_STATE_PAUSE and CONST_STATE_COMPLETE
151     // are handled by assignment statements above.
152     case(state_current)
153         CONST_STATE_RESET: out_cmd_rst <= 1;
154
155         CONST_STATE_INITIALIZE: out_cmd_init <= 1;
156
157         CONST_STATE_ONLY_ARS begin
158             out_cmd_ars <= 1;
159             out_cmd_stepDown <= 1;
160         end
161
162         CONST_STATE_ADD_N_ARS begin
163             out_cmd_add <= 1;
164             out_cmd_ars <= 1;
165             out_cmd_stepDown <= 1;
166         end
167
168         CONST_STATE_SUB_N_ARS begin
169             out_cmd_sub <= 1;
170             out_cmd_ars <= 1;
171             out_cmd_stepDown <= 1;
172         end
173     endcase
174 end
175
176 endmodule
```

```
1  // Testbench for FSM.
2  //   Tests the case of 3 x (-2)
3  //   Test is performed independent from datapath. That is, inputs from datapath are imitated.
4  // Fuat Deniz YILMAZOK - 2079465
5  module tb_ControlUnit_3_x_M2();
6
7  localparam CONST_STATE_COUNT = 7,
8             CONST_DATA_SIZE = 4;
9
10 wire out_cmd_add,
11      out_cmd_sub,
12      out_cmd_ars,
13      out_cmd_stepDown,
14      out_cmd_init,
15      out_cmd_rst;
16
17
18 wire [CONST_STATE_COUNT - 1 : 0] out_currentState,
19      out_jtag_state_next;
20
21 reg  in_start,
22      in_Q_0,
23      in_Q_M1,
24      in_clk,
25      in_rst;
26
27 reg [CONST_DATA_SIZE - 1 : 0] in_currentStep;
28
29 ControlUnit DUT(out_cmd_add,
30                out_cmd_sub,
31                out_cmd_ars,
32                out_cmd_stepDown,
33                out_cmd_init,
34                out_cmd_rst,
35
36                out_currentState,
37                out_jtag_state_next,
38
39                in_start,
40                in_Q_0,
41                in_Q_M1,
42                in_currentStep,
43                in_clk,
44                in_rst
45            );
```



```
46
47  localparam DEFAULT_DELAY = 100,
48          ONE_CLOCK_CYCLE = 200;
49
50  always begin
51      in_clk = 0; #DEFAULT_DELAY;
52      in_clk = ~in_clk; #DEFAULT_DELAY;
53  end
54
55  initial begin
56
57      // NOTE: Run this simulation for 7 clock cycles.
58      in_rst = 1; in_start = 0; in_Q_0 = 0; in_Q_M1 = 0; in_currentStep = 4'd0; #ONE_CLOCK_CYCLE; // Start in reset state.
59
60      in_rst = 0; #ONE_CLOCK_CYCLE; // Go to initialize state.
61
62      // After multiplicand and multiplier is loaded into datapath, start calculation.
63      in_start = 1; in_currentStep = 4'd4; in_Q_0 = 0; in_Q_M1 = 0; #ONE_CLOCK_CYCLE; // Ars only.
64
65      in_start = 1; in_currentStep = 4'd3; in_Q_0 = 1; in_Q_M1 = 0; #ONE_CLOCK_CYCLE; // Sub & shift.
66
67      in_start = 1; in_currentStep = 4'd2; in_Q_0 = 1; in_Q_M1 = 1; #ONE_CLOCK_CYCLE; // Ars only.
68
69      in_start = 1; in_currentStep = 4'd1; in_Q_0 = 1; in_Q_M1 = 1; #ONE_CLOCK_CYCLE; // Ars only.
70
71      in_start = 1; in_currentStep = 4'd0; in_Q_0 = 0; in_Q_M1 = 1; #ONE_CLOCK_CYCLE; // Test whether out_currentState ends up on 1_000_000.
72  end
73  endmodule
```

Simulation Results for Control Unit



0-200ps: Controller is in reset state because, in_rst is asserted.

200-400ps: Here, it can be seen that, controller changes it's state from Reset to Initialize. This happens because, in this interval Rst is disabled.

400-600ps: Here, we see another state transition which is from Initialize state to Arithmetic Right Shift state. This is also can be seen from the output transitions in this interval. Note that, now output from counter is 0100 (4 in decimal), this because, changes to the datapath from previous steps is now reflected to the datapath.

600-800ps: In this interval Controller is performing subtract ant right shift operation. This is pretty normal, because, when you perform 3×-2 by hand, you'll see that 3rd step is exactly the same. This can also be understood from the counter value.

Simulation Results for Control Unit


800-1000ps: Last two steps of the calculation should be two consecutive right shifts. And this, can be proven by looking at the state outputs. Current state and next state corresponds to the plain right shift operation. And, we got the first one in this interval.

1000-1200ps: This interval follows from the previous one. So there is no change in the state outputs. But, we performed the last shift operation which is also final operation for calculation.

1200-1400ps: Now, controller is in complete state, this is because, in previous interval counter is decremented one last time. But, this new counter value read in this interval. Which in turn causes special condition to be triggered to make next state equal to the complete state. After that, because there is no transition in complete state controller will stay there until reset input is activated. This statement can be proved by looking at the state outputs which both have the same value.

Part 2 | Control Unit combined with Datapath

Booth Multiplier Schematic



Notes for Booth Multiplier Schematic

Additional output & input pins in diagram:

Necessary output & input pins for booth's multiplier are:

pin_clk, **pin_start**, **pin_reset**, **pin_Multiplicand**, **pin_Multiplier**, **pout_A**, **pout_Q**, **pout_present_state** and **pout_next_state**.

Other pins are not relevant to the outside world, but they're are needed internally to operate the system or they're here to debug the circuit.

Which components are used from the previous experiments ?

From lab 2 & 3, **mux_2_to_1** and **addsub** are used. And, **d_ff** is used from lab 4 & 5.

How parallel load and arithmetic right shift (ars) achieved on Reg_A ?

Whenever, **only** ars is needed, right shift started by **in_shiftEn** of **Reg_A**. At the same time **Reg_A_out_P0[3]** is fed-back into the register via **in_SI**, which converts right shift to arithmetic right shift.

Parallel load is achieved via **w_Reg_A_loadPar**, it's equal to 1 when there is a subtraction or addition takes place. But, parallel load and arithmetic right shift needs to be done at the same clock cycle. To achieve this in one clock cycle, **addsub_result** is connected to **in_PI** by repeating the most significant bit. That is, shifted value is loaded into the **Reg_A** by using parallel load capability in one clock cycle. Although **Reg_A** is in correct state, **Reg_Q** is not. To fix that, primitive **MuxScalar_Reg_Q_in_SI_Adjuster** added into to schematic. Whenever, **w_Reg_A_loadPar** is active, it dictates mux to load least significant bit of **addsub_result** into **Reg_Q** from **in_SI** of **Reg_Q**. That's how parallel load and shift is achieved in same clock cycle.


Primitive elements:

To achieve requested functionality of datapath, some custom primitive components are defined. These are: **add1bit**, **d_ff** and **mux2_scalar**.

Components inside the schematic may directly or indirectly contain those primitives. Also, **MuxScalar_Reg_Q_in_SI_Adjuster** is one of those primitives, which is directly instantiated in the schematic.

Synthesized schematic of **Universal_Reg**

Below you see the schematic of **Universal_Reg** which is generated from verilog code. This is included to simplify the understanding of code.



```
1  // Universal register used in the datapath.
2  //   Includes primitives d_ff and mux2_scalar.
3  // NOTE: This register has ordering of [3:0] (4 bit assumed).
4
5  // Fuat Deniz YILMAZOK - 2079465
6
7  module Universal_Reg(out_P0,
8                      out_S0,
9
10                     in_PI,
11                     in_loadPar,
12                     in_SI,
13                     in_shiftEn,
14
15                     in_clk,
16                     in_rst
17                 );
18
19  parameter CONST_DATA_SIZE = 4;
20
21  output [CONST_DATA_SIZE - 1 : 0] out_P0;
22  output out_S0;
23
24  input [CONST_DATA_SIZE - 1 : 0] in_PI;
25  input in_SI, in_shiftEn, in_loadPar, in_clk, in_rst;
26
27  wire [CONST_DATA_SIZE - 2 : 0] w_mid_SOSI; // Connection between d_ffs for shift register.
28  wire [CONST_DATA_SIZE - 1 : 0] w_mux_out; // Input to every d_ff.
29  wire w_load_enable; // Enable input to the register.
30
31  or or_LoadEnable(w_load_enable, in_shiftEn, in_loadPar);
32
33  // In loop below, indexing of registers start from 3. Whereas, indexing of w_mid_SOSI starts from 2.
34  //   That is, first_dff (index 3) gives output to w_mid_SOSI[2].
35  //
36  // Every d_ff receives it's input from a mux. Whenever, in_shiftEn or in_loadPar is activated,
37  //   corresponding mux gives necessary bit to the matching d_ff.
38  // in_loadPar has higher priority than in_shiftEn. That is, whenever both inputs are activated,
39  //   value of in_loadPar is selected by the mux.
```



```
40  genvar k;
41  generate for(k = CONST_DATA_SIZE - 1; k >= 0; k = k - 1) begin : dff_gen_loop
42
43      // NOTE: d_ff pin order is d_ff(Q, D, in_clk, in_Load, in_rst);
44
45      // If we're creating the first dff.
46      if(k == CONST_DATA_SIZE - 1) begin
47          mux2_scalar first_mux2(w_mux_out[k], in_SI, in_PI[k], in_loadPar);
48
49          d_ff first_dff(w_mid_SOSI[k - 1], w_mux_out[k], in_clk, w_load_enable, in_rst);
50
51          assign out_P0[k] = w_mid_SOSI[k - 1];
52      end
53
54      // If we're creating the last dff.
55      else if(k == 0) begin
56          mux2_scalar last_mux2(w_mux_out[k], w_mid_SOSI[k], in_PI[k], in_loadPar);
57
58          d_ff last_dff(out_S0, w_mux_out[k], in_clk, w_load_enable, in_rst);
59
60          assign out_P0[k] = out_S0;
61      end
62
63      // If we're creating the mid dffs.
64      else begin
65          mux2_scalar mid_mux2(w_mux_out[k], w_mid_SOSI[k], in_PI[k], in_loadPar);
66
67          d_ff mid_dff(w_mid_SOSI[k - 1], w_mux_out[k], in_clk, w_load_enable, in_rst);
68
69          assign out_P0[k] = w_mid_SOSI[k - 1];
70      end
71
72  end // End of the loop.
73  endgenerate
74
75  endmodule
```

```
1  // Wrap around down counter used in the datapath.
2  // Whenever, this clock is reset,
3  //     it's initialized to binary equivalent of decimal CONST_DATA_SIZE.
4
5  // Fuat Deniz YILMAZOK - 2079465
6
7  module StepDown_Counter(out_currentStep,
8
9                          in_enable,
10                         in_clk,
11                         in_rst
12                         );
13
14  parameter CONST_DATA_SIZE = 4;
15
16  output reg [CONST_DATA_SIZE - 1 : 0] out_currentStep;
17
18  input in_enable, in_clk, in_rst;
19
20  always@(posedge in_clk, posedge in_rst) begin
21
22      if(in_rst)
23          out_currentStep <= CONST_DATA_SIZE; // Initialize counter with decimal number.
24
25      else if(in_enable)
26          out_currentStep <= out_currentStep - 1;
27  end
28
29  endmodule
```

```
1  // This is taken from experiment 2 & 3.
2  //   NOTE: Parameter name changed to CONST_DATA_SIZE.
3
4  // Fuat Deniz YILMAZOK - 2079465
5
6  module mux_2_to_1(mux_out,
7
8                mux_in_data,
9                mux_in_select
10             );
11
12  parameter CONST_DATA_SIZE = 4;
13
14  output reg [CONST_DATA_SIZE - 1 : 0] mux_out;
15
16  input [CONST_DATA_SIZE - 1 : 0] mux_in_data;
17  input mux_in_select;
18
19  always@(mux_in_data, mux_in_select)
20  begin
21      if(mux_in_select == 0)
22          mux_out = mux_in_data;
23      else
24          mux_out = ~mux_in_data; // 1's complement is calculated with bitwise complement operator.
25  end
26
27  endmodule
```

```
1  // This is taken from lab 2 & 3.
2  // Includes primitive add1bit.
3  // NOTE: Parameter name changed to CONST_DATA_SIZE.
4
5  // Fuat Deniz YILMAZOK - 2079465
6
7  module addsub(cout, v,
8               result,
9
10              a, b,
11              op
12              );
13
14  parameter CONST_DATA_SIZE = 4;
15
16  output cout, v;
17  output [CONST_DATA_SIZE - 1 : 0] result;
18
19  input [CONST_DATA_SIZE - 1 : 0] a, b;
20  input op;
21
22  wire [CONST_DATA_SIZE - 1 : 0] c;
23
24  genvar i;
25  generate for(i = 0; i < CONST_DATA_SIZE; i = i+1) begin: addsub_loop
26
27  // NOTE: port configuration of add1bit is add1bit(sum, cout, a, b, cin);
28
29      if(i == 0) // If we are creating the first adder.
30          add1bit fa(result[i], c[i], a[i], b[i], op);
31
32      else // If we are creating the other adders including the last one.
33          add1bit fa(result[i], c[i], a[i], b[i], c[i-1]);
34
35  end generate
36
37  // When there is no overflow,
38  // this xor gate is used to ignore carry or borrow out of the sign bit position.
39  // But, when there is an overflow,
40  // cout represents the actual sign bit of the 5-bit number.
41  xor (cout, c[CONST_DATA_SIZE - 1], op);
42
43  // Represents overflow situation,
44  // overflow can only occur when both numbers are have the same sign.
45  // It detects overflow by checking carry into the sign bit and carry out of the sign bit.
46  // When they're different, that means there is an overflow situation.
47  xor (v, c[CONST_DATA_SIZE - 1], c[CONST_DATA_SIZE - 2]);
48
49  endmodule
```

```
1  // 1 bit full adder, which is primitive for other designs.
2
3  // Fuat Deniz YILMAZOK - 207945
4
5  module add1bit(output sum,
6                output cout,
7
8                input a,
9                input b,
10               input cin
11               );
12
13  assign {cout, sum} = a + b + cin;
14
15  endmodule
```

```
1  // Taken from experiment 4 & 5.
2  //   NOTE: Reset condition is changed to the active high.
3
4  // Fuat Deniz YILMAZOK - 2079465
5
6  module d_ff(output reg Q,
7
8      input D,
9      input Clk,
10     input Load,
11     input Rst
12 );
13
14 always@(posedge Clk, posedge Rst) begin
15     if(Rst) // If async reset input is asserted.
16         Q <= 1'b0;
17
18     else if(Load) // If Load was active before the rising edge of the Clk.
19         Q <= D;
20 end
21
22 endmodule
```

```
1  // Primitive scalar 2 to 1 mux.
2
3  // Fuat Deniz YILMAZOK - 2079465.
4
5  module mux2_scalar(out_selected,
6
7                      in_data_0,
8                      in_data_1,
9                      in_selection
10                     );
11
12  output reg out_selected;
13
14  input in_data_0, in_data_1, in_selection;
15
16  always@(in_data_0, in_data_1, in_selection) begin
17
18      if(in_selection == 1) out_selected <= in_data_1;
19
20      else out_selected <= in_data_0;
21
22  end
23
24  endmodule
```


```
1  // Test bench for module Booth_Multiplier.
2  //   This testbench tests control unit combined with the datapath.
3
4  // Fuat Deniz YILMAZOK - 2079465
5
6  module tb_Booth_Multiplier_3_x_M2();
7
8  localparam CONST_STATE_COUNT = 7,
9             CONST_DATA_SIZE = 4,
10             CONST_DEFAULT_DELAY = 100,
11             CONST_CLOCK_CYCLE = 2 * CONST_DEFAULT_DELAY;
12
13  reg pin_start;
14  reg pin_reset;
15  reg pin_clk;
16  reg [3:0] pin_Multiplicand;
17  reg [3:0] pin_Multiplier;
18  wire pout_jtag_QM1;
19  wire pout_jtag_cmd_ars;
20  wire pout_jtag_cmd_add;
21  wire pout_jtag_cmd_sub;
22  wire pout_jtag_Reg_A_S0;
23  wire pout_jtag_Reg_Q_S0;
24  wire [3:0] pout_A;
25  wire [3:0] pout_jtag_addsub_result;
26  wire [3:0] pout_jtag_currentStep;
27  wire [3:0] pout_jtag_M;
28  wire [3:0] pout_jtag_mux_out;
29  wire [6:0] pout_next_state;
30  wire [6:0] pout_present_state;
31  wire [3:0] pout_Q;
32
33  Booth_Multiplier DUT(
34      pin_start,
35      pin_reset,
36      pin_clk,
37      pin_Multiplicand,
38      pin_Multiplier,
39
40      pout_jtag_QM1,
41      pout_jtag_cmd_ars,
42      pout_jtag_cmd_add,
43      pout_jtag_cmd_sub,
44      pout_jtag_Reg_A_S0,
45      pout_jtag_Reg_Q_S0,
46      pout_A,
47      pout_jtag_addsub_result,
48      pout_jtag_currentStep,
49      pout_jtag_M,
50      pout_jtag_mux_out,
51      pout_next_state,
52      pout_present_state,
53      pout_Q
54  );
55
```



```
56
57 always begin
58     pin_clk = 0; #CONST_DEFAULT_DELAY;
59     pin_clk = ~pin_clk; #CONST_DEFAULT_DELAY;
60 end
61
62 localparam CONST_MULTIPLICAND = 4'b0011,
63             CONST_MULTIPLIER = 4'b1110;
64
65 initial begin
66     // NOTE: Run this test for 10 clock cycles.
67
68     // Start booth multiplier in reset state.
69     pin_reset = 1; pin_start = 0; pin_Multiplicand = 0; pin_Multiplier = 0; #
CONST_CLOCK_CYCLE;
70
71     // Go to initialize state.
72     pin_reset = 0; pin_start = 0; pin_Multiplicand = CONST_MULTIPLICAND;
pin_Multiplier = CONST_MULTIPLIER; #CONST_CLOCK_CYCLE;
73
74     // Load Multiplicand +3 = 0011 and Multiplier -2 = 1110
75     pin_reset = 0; pin_start = 0; pin_Multiplicand = CONST_MULTIPLICAND;
pin_Multiplier = CONST_MULTIPLIER; #CONST_CLOCK_CYCLE;
76
77     // Start calculation with ars.
78     pin_reset = 0; pin_start = 1; pin_Multiplicand = CONST_MULTIPLICAND;
pin_Multiplier = CONST_MULTIPLIER; #CONST_CLOCK_CYCLE;
79
80     // Subtract and shift.
81     pin_reset = 0; pin_start = 1; pin_Multiplicand = CONST_MULTIPLICAND;
pin_Multiplier = CONST_MULTIPLIER; #CONST_CLOCK_CYCLE;
82
83     // Ars only.
84     pin_reset = 0; pin_start = 1; pin_Multiplicand = CONST_MULTIPLICAND;
pin_Multiplier = CONST_MULTIPLIER; #CONST_CLOCK_CYCLE;
85
86     // Ars only.
87     pin_reset = 0; pin_start = 1; pin_Multiplicand = CONST_MULTIPLICAND;
pin_Multiplier = CONST_MULTIPLIER; #CONST_CLOCK_CYCLE;
88 end
89
90 endmodule
```

Simulation Results for module `tb_Booth_Multiplier_3_x_M2`

Verilog code for **DUT** is generated from schematic, which can be found in the **appendix A**.



0-200ps: Module started in a reset state. This can be proven by looking to the all of the registers. In addition, Counter is set to decimal 4 (0100 in binary) and all of the state outputs gives reset state.

200-400ps: Now, reset is disabled. This means condition gray should take place. That is, control unit should switch to the initialize state. And, as you can this transition happens in this interval.

400-600ps: In this interval, `pin_MultiPLICand` and `pin_Multiplier` are loaded into corresponding registers. This loading happened in this interval because, although during initialize state `out_cmd_init = 1` (not shown in the graph) it needs an setup time to update registers. That's why now registers are initialized.

Simulation Results for module **tb_Booth_Multiplier_3_x_M2**

600-800ps: In this interval, **pin_start = 1**. Which means, operation should start. And this can be proven by looking at the state outputs. Before the clock edge, next state is indicated as state **ars_only**. And after clock hits, present state updated accordingly. As a result, **pout_jtag_cmd_ars = 1**. But, **ars** will happen in the next clock edge and counter will be decremented at the next clock edge. Because, there is a setup time for registers.

800-1000ps: This the interval where previously described operations will occur. Namely, shift occurred and counter is decremented. Note that, **Reg_A** is also shifted in this interval but, because it was initialized to zero, changes will be indistinguishable. Moreover, next state indicates that, next operation is subtract and **ars**. This is true, because, **pout_Q[0] = 1** and **pout_jtag_QM1 = 0**.

1000-1200ps: Here present state becomes **sub_n_ars** state, because of this, **pout_jtag_cmd_sub = 1** and **pout_jtag_cmd_ars = 1**. After clock edge encountered, **Q** stores newly shifted value, which is **0011 (+3)**. When you look at the **pout_jtag_addsub_result**, you'll see that, result is **1101 (-3)**. That means, **-Q** calculated successfully. Now, it's time to load new value into **Reg_A** and shift it. But, this will happen on the next interval, because of the setup time.

1200-1400ps: When **ars** applied to the 1101 result is **1110**. If you look at **pout_A**, you'll verify that, state of **Reg_A** is correct. After 1101 shifted, rightmost 1 needs put into leftmost bit of **Reg_Q**. In previous interval **Reg_Q** was 0011, when 1 is fed into **Reg_Q** from serial input result is **1001**. Which can be clearly can be seen from the graph. In addition, this interval leads to next state **ars_only**.

1400-1600ps: Here **pout_jtag_currentStep = 0** that means, it's time to end calculation. But, after **sub_n_ars** happened we need to perform 2 consecutive **ars** (can be seen from manual calculation). To understand this situation, look at the 1300ps. At 1300ps **sub_n_shift** ends and **ars_only** starts and counter has value of 1. So, whenever state is **ars_only** and counter $\neq 0$, we need to perform **ars** and decrement counter. This is what happened between **1300ps and 1500ps**. So, in current interval (**1400-1600ps**) we need to the perform 2nd **ars**. This can be seen by looking at the **pout_present_state** which is still at state **ars_only**. So, next clock edge will give us the final shift.

But, although counter = 0, why **ars** still continues in current interval ? This is related to how state machine works. When counter = 1, state machine already decided to perform an **ars**, so, it performs an **ars** then decides to stay at the same state, then decrements the counter. And, when counter = 0, performs another **ars**, then decides to go to next state which is the complete state.


1600-1800ps: Effects of the second shift which is performed in the previous interval is apparent here. That is, after clock edge, register values give the result. When clock transition happened in current interval, state machine goes to complete state. And because, clock edge occurred, counter is decremented one more time. But, this won't be problem because operation is completed.

1800-2000ps: This interval proves, until reset is activated, machine will stay in complete state and continue to give result.

Part 3 | Final Design

Final Design Schematic

Fuat Deniz YILMAZOK - 2079465



Notes for Final Design Schematic

Explanation of modules:

Booth_Multiplier: This module contains control unit for booth's multiplier algorithm and corresponding datapath. Internal details can be found on [previous part](#).

StateDecoder: This is a combinational circuit which decodes state data received from **Booth_Multiplier** to segments of a 7-segment display.

BCD_To_7Segment_Decoder: Another combinational circuit, which takes a bcd digit as an input and decodes it to 7-segment display.

DisplayUnit: This a sequential circuit which contains FSM. It converts binary result of **Booth_Multiplier** to array of BCD digits. Then, distributes those individual BCD digits to corresponding **BCD_To_7Segment_Decoder**. And, controls those decoders operation. That is, this module determines when decoders should display the BCD digits. Implementation details for this module explained on [next part](#).

How BCD digits are displayed on 7-segment displays ?

First of all, **Booth_Multiplier** performs signed multiplication. Therefore, 8-bit result received from it will be signed. For example, let's take **1111 1010** (-6 in signed 2's complement system or 250 in unsigned binary) as an example. This value then, given to **DisplayUnit**. Here, 1111 1010 is converted to BCD array with the help of **Double Dabble** algorithm, which is **0010 0101 0000** (each BCD digit corresponds to digits of 250). Then, **DisplayUnit** distributes those BCD digits according to their place value (Hundreads, tens and ones). Finally, when binary to bcd conversion is completed, **DisplayUnit** activates decoders to display final result.

Why result is displayed as BCD ?

This because, decoding a number in signed 2's complement form will cost a lot. Such that, decoding numbers in this form will require a lookup table which corresponds to a case statement in verilog. So, this case statement will be too long to handle. But, by using **double dabble** algorithm for converting binary to BCD, we streamline conversion procedure with well-defined steps instead of costly lookup table.

How humans should translate the result ?

First, convert displayed decimal number into **un-signed binary** by dividing 2. Then, treat resulting number as 8-bit **signed** number in **2's complement** form.

```
1  // Fuat Deniz YILMAZOK - 2079465
2
3  module BCD_To_7Segment_Decoder(out_I,
4                                  out_J,
5                                  out_K,
6                                  out_L,
7                                  out_M,
8                                  out_N,
9                                  out_O,
10
11                                 in_BCD_digit,
12                                 in_enable
13                                 );
14
15  parameter CONST_BCD_DIGIT_SIZE = 4;
16
17  output reg out_I,
18             out_J,
19             out_K,
20             out_L,
21             out_M,
22             out_N,
23             out_O;
24
25  input [CONST_BCD_DIGIT_SIZE - 1 : 0] in_BCD_digit;
26  input in_enable;
27
28  always@(in_BCD_digit, in_enable) begin
29      if(!in_enable) begin
30          // Display "-" (dash)
31          out_I = 1; out_J = 1; out_K = 1; out_L = 1; out_M = 1; out_N = 1; out_O = 0;
32      end
33
34      else begin // If decoder enabled.
35          case(in_BCD_digit)
36              4'b0001: begin out_I = 1; out_J = 0; out_K = 0; out_L = 1; out_M = 1; out_N = 1; out_O = 1;
37          end // 1
38              4'b0010: begin out_I = 0; out_J = 0; out_K = 1; out_L = 0; out_M = 0; out_N = 1; out_O = 0;
39          end // 2
40              4'b0011: begin out_I = 0; out_J = 0; out_K = 0; out_L = 0; out_M = 1; out_N = 1; out_O = 0;
41          end // 3
42              4'b0100: begin out_I = 1; out_J = 0; out_K = 0; out_L = 1; out_M = 1; out_N = 0; out_O = 0;
43          end // 4
44              4'b0101: begin out_I = 0; out_J = 1; out_K = 0; out_L = 0; out_M = 1; out_N = 0; out_O = 0;
45          end // 5
46              4'b0110: begin out_I = 0; out_J = 1; out_K = 0; out_L = 0; out_M = 0; out_N = 0; out_O = 0;
47          end // 6
48              4'b0111: begin out_I = 0; out_J = 0; out_K = 0; out_L = 1; out_M = 1; out_N = 1; out_O = 1;
49          end // 7
50              4'b1000: begin out_I = 0; out_J = 0; out_K = 0; out_L = 0; out_M = 0; out_N = 0; out_O = 0;
51          end // 8
52              4'b1001: begin out_I = 0; out_J = 0; out_K = 0; out_L = 0; out_M = 1; out_N = 0; out_O = 0;
53          end // 9
54              // 0000
55              default: begin out_I = 0; out_J = 0; out_K = 0; out_L = 0; out_M = 0; out_N = 0; out_O = 1;
56          end
57      endcase
58  end
59 end
60
61 endmodule
```

```
1  // State decoder, which will receive the input from state outputs of booth multiplier.
2
3  // Fuat Deniz YILMAZOK - 2079465
4
5  module StateDecoder(out_I, out_J, out_K, out_L, out_M, out_N, out_O,
6
7                      in_currentState
8                      );
9
10 parameter CONST_STATE_COUNT = 7;
11
12 localparam CONST_STATE_RESET = 7'b000_000_1,
13             CONST_STATE_INITIALIZE = 7'b000_001_0,
14             CONST_STATE_PAUSE = 7'b000_010_0,
15             CONST_STATE_ONLY_ARS = 7'b000_100_0,
16             CONST_STATE_ADD_N_ARS = 7'b001_000_0,
17             CONST_STATE_SUB_N_ARS = 7'b010_000_0,
18             CONST_STATE_COMPLETE = 7'b100_000_0;
19
20 output reg out_I, out_J, out_K, out_L, out_M, out_N, out_O;
21
22 input [CONST_STATE_COUNT - 1 : 0] in_currentState;
23
24 always@(in_currentState) begin
25
26     case(in_currentState)
27         // Display 2
28         CONST_STATE_INITIALIZE: begin out_I = 0; out_J = 0; out_K = 1; out_L = 0; out_M = 0; out_N = 1; out_O = 0; end
29
30         // Display 3
31         CONST_STATE_PAUSE: begin out_I = 0; out_J = 0; out_K = 0; out_L = 0; out_M = 1; out_N = 1; out_O = 0; end
32
33         // Display 4
34         CONST_STATE_ONLY_ARS: begin out_I = 1; out_J = 0; out_K = 0; out_L = 1; out_M = 1; out_N = 0; out_O = 0; end
35
36         // Display 5
37         CONST_STATE_ADD_N_ARS: begin out_I = 0; out_J = 1; out_K = 0; out_L = 0; out_M = 1; out_N = 0; out_O = 0; end
38
39         // Display 6
```




```
40      CONST_STATE_SUB_N_ARS: begin out_I = 0; out_J = 1; out_K = 0; out_L = 0; out_M = 0; out_N = 0; out_O = 0; end
41
42      // Display 7
43      CONST_STATE_COMPLETE: begin out_I = 0; out_J = 0; out_K = 0; out_L = 1; out_M = 1; out_N = 1; out_O = 1; end
44
45      // CONST_STATE_RESET - Display 1
46      default: begin out_I = 1; out_J = 0; out_K = 0; out_L = 1; out_M = 1; out_N = 1; out_O = 1; end
47  endcase
48
49  end
50
51  endmodule
```

Part 4 | Display Unit

Display Unit Schematic

Fuat Deniz YILMAZOK - 2079465




```
1  // Uses double dabble algorithm for conversion.
2  // Provides conversion logic for datapath of DisplayController.
3
4  // Fuat Deniz YILMAZOK - 2079465
5
6  module Binary_To_BCD_Converter(out_BCD_val,
7                                out_isConverted,
8
9                                out_jtag_tempReg_BinValue,
10                               out_jtag_tempReg_Counter,
11
12                               in_binary_val,
13                               in_loadPar,
14                               in_start,
15                               in_clk,
16                               in_rst
17                               );
18
19  parameter CONST_WORD_SIZE = 8, // Input binary data size.
20             CONST_SHIFT_REG_SIZE = 12; // Holds the partial and resulting BCD array.
21
22  localparam CONST_MAX_ALLOWED_DIGIT = 4;
23
24  output [CONST_SHIFT_REG_SIZE - 1 : 0] out_BCD_val;
25  output reg out_isConverted; // Output flag to indicate conversion is done.
26
27  output [CONST_WORD_SIZE - 1 : 0] out_jtag_tempReg_BinValue,
28         out_jtag_tempReg_Counter;
29
30  input [CONST_WORD_SIZE - 1 : 0] in_binary_val;
31  input in_loadPar, in_start, in_clk, in_rst;
32
33  reg [CONST_WORD_SIZE - 1 : 0] tempReg_BinValue,
34     tempReg_Counter;
35
36  reg [CONST_SHIFT_REG_SIZE - 1 : 0] tempReg_Digits;
37
38  assign out_BCD_val = tempReg_Digits;
39  assign out_jtag_tempReg_BinValue = tempReg_BinValue;
40  assign out_jtag_tempReg_Counter = tempReg_Counter;
41
42  always@(posedge in_clk, posedge in_rst) begin
43
44      if(in_rst) begin
```

```
45     tempReg_BinValue = 0;
46     tempReg_Digits = 0;
47     tempReg_Counter = 0;
48     out_isConverted = 0;
49 end
50
51 else if(in_loadPar) begin
52     tempReg_BinValue = in_binary_val;
53     tempReg_Digits = 0;
54     tempReg_Counter = 0;
55     out_isConverted = 0;
56 end
57
58 else if(in_start == 1 && out_isConverted != 1) begin
59     tempReg_Counter = tempReg_Counter + 1; // Synchronize algorithm step with word size index.
60
61     // Shift left by 1 bit regardless of everything.
62     tempReg_Digits = tempReg_Digits << 1;
63     tempReg_Digits[0] = tempReg_BinValue[CONST_WORD_SIZE - 1];
64     tempReg_BinValue = tempReg_BinValue << 1;
65
66     // Prevent adding 3 in the last step.
67     if(tempReg_Counter == CONST_WORD_SIZE) out_isConverted = 1;
68
69     // Add 3 to exceeding digits, except for the last step.
70     if(!out_isConverted) begin
71         // Check for Ones
72         if (tempReg_Digits[3:0] >= CONST_MAX_ALLOWED_DIGIT)
73             tempReg_Digits[3:0] = tempReg_Digits[3:0] + 3;
74
75         // Check for Tens
76         if(tempReg_Digits[7:4] >= CONST_MAX_ALLOWED_DIGIT)
77             tempReg_Digits[7:4] = tempReg_Digits[7:4] + 3;
78
79         // No need to check for Hundreads, because maximum of hundreads can get is 0011.
80         // Actually, CONST_SHIFT_REG_SIZE = 10 is enough for algorithm but,
81         //     12 is set, because, decoders expect 3 BCD digits.
82         // And, number 10 comes from the addition,
83         //     that is, because we may add 3 to two 4-bit numbers in algoritm, we need places for carries.
84     end
85 end
86 end
87
88 endmodule
```


```
1  // Testbench for Binary_To_BCD_Converter
2
3  // Fuat Deniz YILMAZOK - 2079465
4
5  module tb_Binary_To_BCD_Converter();
6
7  parameter CONST_WORD_SIZE = 8,
8             CONST_SHIFT_REG_SIZE = 12;
9
10 localparam CONST_MAX_ALLOWED_DIGIT = 4;
11
12 wire [CONST_SHIFT_REG_SIZE - 1 : 0] out_BCD_val;
13
14 wire [CONST_WORD_SIZE - 1 : 0] out_jtag_tempReg_BinValue,
15                                     out_jtag_tempReg_Counter;
16 wire out_isConverted;
17
18 reg [CONST_WORD_SIZE - 1 : 0] in_binary_val;
19 reg in_loadPar, in_start, in_clk, in_rst;
20
21 Binary_To_BCD_Converter DUT(out_BCD_val,
22                             out_isConverted,
23
24                             out_jtag_tempReg_BinValue,
25                             out_jtag_tempReg_Counter,
26
27                             in_binary_val,
28                             in_loadPar,
29                             in_start,
30                             in_clk,
31                             in_rst
32                             );
33
34
35 localparam CONST_DEFAULT_DELAY = 100,
36             CONST_CLOCK_PERIOD = 2 * CONST_DEFAULT_DELAY,
37             CONST_BINARY_TEST_VALUE = 8'b1111_1111;
38
39 always begin
40     in_clk = 0; #CONST_DEFAULT_DELAY;
41     in_clk = ~in_clk; #CONST_DEFAULT_DELAY;
42 end
43
44 initial begin
45     // NOTE: Run this simulation for 11 clock cycles.
46
47     in_rst = 1; in_start = 0; #CONST_CLOCK_PERIOD;
48
49     // Load value 1111_1111 from parallel input.
50     in_rst = 0; in_start = 0; in_loadPar = 1; in_binary_val = CONST_BINARY_TEST_VALUE;
51     #CONST_CLOCK_PERIOD;
52
53     // Double dabble until counter value becomes 8.
54     in_rst = 0; in_start = 1; in_loadPar = 0; in_binary_val = 0; #CONST_CLOCK_PERIOD;
55 end
56 endmodule
```

Simulation Results for Binary_To_BCD_Converter



Simulation results are self-explanatory. With careful inspection correctness of the DUT can be verified. Output value 255 (**0010 0101 0101**) is given at the last step as expected.

State Diagram for DisplayController



Color Coded Conditionals

Outputs are:

`out_cmd_load_binVal(left most),`
`out_cmd_decode_binVal(at center),`
`out_cmd_enable_BCD_decoder(right most)`

Green = `(in_rst == 1) | 0 0 0`

Red = `(in_ALU_state == 100_000_0) | 1 0 0`

Black = happens without any condition on rising edge | 0 1 0

Purple = `(in_is_BCD_conversion_done == 0) | 0 1 0`

Blue = `(in_is_BCD_conversion_done == 1) | 0 0 1`


Orange = happens without any condition on rising edge | 0 0 1


```
1  module DisplayController(out_cmd_load_binVal,
2      out_cmd_decode_binVal, // BCD converter control outputs.
3
4      out_cmd_enable_BCD_decoder, // Output for activating BCD to seven segment decoders.
5
6      out_jtag_state_current,
7      out_jtag_state_next,
8
9      in_ALU_state, // Input from present state output of Booth_Multiplier.
10     in_is_BCD_conversion_done, // Input from conversion status of BCD converter.
11     in_clk,
12     in_rst
13 );
14
15 parameter CONST_ACTIVATING_STATE_SIZE = 7,
16           CONST_COUNT_CONTROLLER_STATE = 4,
17           CONST_ACTIVATING_STATE = 7'b100_000_0;
18
19 output reg out_cmd_load_binVal,
20           out_cmd_decode_binVal,
21           out_cmd_enable_BCD_decoder;
22
23 input [CONST_ACTIVATING_STATE_SIZE - 1 : 0] in_ALU_state;
24
25 input in_is_BCD_conversion_done,
26       in_clk,
27       in_rst;
28
29 localparam CONST_STATE_IDLE = 4'b0001,
30           CONST_STATE_INITIALIZE = 4'b0010,
31           CONST_STATE_DECODE = 4'b0100,
32           CONST_STATE_COMPLETE = 4'b1000;
33
34 reg [CONST_COUNT_CONTROLLER_STATE - 1 : 0] state_current, state_next;
35
36 output [CONST_COUNT_CONTROLLER_STATE - 1 : 0] out_jtag_state_current,
37        out_jtag_state_next;
38
39 assign out_jtag_state_current = state_current;
40 assign out_jtag_state_next = state_next;
41
42
43 // State Register.
44 always@(posedge in_clk, posedge in_rst) begin
```

```
45     if(in_rst)
46         state_current <= CONST_STATE_IDLE;
47     else
48         state_current <= state_next;
49 end
50
51
52 // Next state and output logic.
53 always@(state_current,
54         in_ALU_state,
55         in_is_BCD_conversion_done
56     ) begin
57
58     // Default operations for don't care conditions of mealy machine.
59     state_next <= state_current;
60     out_cmd_load_binVal <= 0;
61     out_cmd_decode_binVal <= 0;
62     out_cmd_enable_BCD_decoder <= 0;
63
64     case(state_current)
65     CONST_STATE_IDLE: begin
66         if(in_ALU_state == CONST_ACTIVATING_STATE) begin
67             out_cmd_load_binVal <= 1;
68             state_next <= CONST_STATE_INITIALIZE;
69         end
70     end
71
72     CONST_STATE_INITIALIZE: begin
73         out_cmd_decode_binVal <= 1;
74         state_next <= CONST_STATE_DECODE;
75     end
76
77     CONST_STATE_DECODE: begin
78         if(in_is_BCD_conversion_done) begin
79             state_next <= CONST_STATE_COMPLETE;
80             out_cmd_enable_BCD_decoder <= 1;
81         end
82         else out_cmd_decode_binVal <= 1;
83     end
84
85     CONST_STATE_COMPLETE: out_cmd_enable_BCD_decoder <= 1; // Preserve mealy output.
86 endcase
87 end
88 endmodule
```

```
1  // Testbench for DisplayController.
2
3  // Fuat Deniz YILMAZOK - 2079465
4
5  module tb_DisplayController();
6
7  parameter CONST_ACTIVATING_STATE_SIZE = 7,
8             CONST_ACTIVATING_STATE = 7'b100_000_0;
9
10 localparam CONST_COUNT_CONTROLLER_STATE = 4;
11
12 wire out_cmd_load_binVal,
13       out_cmd_decode_binVal,
14       out_cmd_enable_BCD_decoder;
15
16 wire [CONST_COUNT_CONTROLLER_STATE - 1 : 0] out_jtag_state_current,
17                                              out_jtag_state_next;
18
19 reg [CONST_ACTIVATING_STATE_SIZE - 1 : 0] in_ALU_state;
20
21 reg in_is_BCD_conversion_done,
22     in_clk,
23     in_rst;
24
25 DisplayController DUT(out_cmd_load_binVal,
26                      out_cmd_decode_binVal,
27                      out_cmd_enable_BCD_decoder,
28
29                      out_jtag_state_current,
30                      out_jtag_state_next,
31
32                      in_ALU_state,
33                      in_is_BCD_conversion_done,
34                      in_clk,
35                      in_rst
36                      );
37
38
39 localparam CONST_DEFAULT_DELAY = 100,
40             CONST_CLOCK_PERIOD = 2 * CONST_DEFAULT_DELAY;
41
42 always begin
43     in_clk = 0; #CONST_DEFAULT_DELAY;
44     in_clk = ~in_clk; #CONST_DEFAULT_DELAY;
45 end
46
47 initial begin
48     // NOTE: Run this simulation for 6 clock cycles.
49
50     // Start DUT in reset state.
51     in_rst = 1; in_ALU_state = 0; in_is_BCD_conversion_done = 0; #CONST_CLOCK_PERIOD;
52
53     // Go to initialize state.
54     in_rst = 0; in_ALU_state = CONST_ACTIVATING_STATE; in_is_BCD_conversion_done = 0; #
CONST_CLOCK_PERIOD;
55
56     // Go to decode state start decoding for 3 clock cycles.
57     in_rst = 0; in_ALU_state = 0; in_is_BCD_conversion_done = 0; #(3*CONST_CLOCK_PERIOD
);
58
59     // Go to state complete.
60     in_rst = 0; in_ALU_state = 0; in_is_BCD_conversion_done = 1; #CONST_CLOCK_PERIOD;
61 end
62
63 endmodule
```

Simulation Results for **DisplayController**



When referred to the state diagram simulation results will make itself clear to reader.


Notice that, between **200ps-300ps**, there is a momentarily change in **out_cmd_load_binVal**, which is independent from clock. This is pretty normal because, this is an **mealy machine**. Although this seems like an undesired behavior, this abrupt change won't be a problem in **DisplayUnit**, because, all inputs to the **DisplayController** in **DisplayUnit** will be synchronized. So, that will eliminate our instability problem.

Note: In this simulation input values are imitated by the testbench, they're not from the actual datapath.

```
1  // Testbench for DisplayUnit
2
3  module tb_DisplayUnit();
4
5  reg pin_clk;
6  reg pin_rst;
7  reg [6:0] pin_ALU_state;
8  reg [7:0] pin_binary_val;
9
10 wire pout_cmd_enable_BCD_decoder;
11 wire [11:0] pout_BCD_val;
12 wire [7:0] pout_jtag_BCD_converter_BinValue;
13 wire [7:0] pout_jtag_BCD_converter_Counter;
14 wire [3:0] pout_jtag_displayFSM_state_current;
15 wire [3:0] pout_jtag_displayFSM_state_next;
16
17
18 DisplayUnit DUT(
19     pin_clk,
20     pin_rst,
21     pin_ALU_state,
22     pin_binary_val,
23     pout_cmd_enable_BCD_decoder,
24     pout_BCD_val,
25     pout_jtag_BCD_converter_BinValue,
26     pout_jtag_BCD_converter_Counter,
27     pout_jtag_displayFSM_state_current,
28     pout_jtag_displayFSM_state_next
29 );
30
31
32 localparam CONST_DEFAULT_DELAY = 100,
33             CONST_CLOCK_PERIOD = 2 * CONST_DEFAULT_DELAY,
34             CONST_ACTIVATING_STATE = 7'b100_000_0,
35             CONST_BINARY_TEST_VALUE = 8'b1111_1010; // -6 or 250 in unsigned binary
36
37 always begin
38     pin_clk = 0; #CONST_DEFAULT_DELAY;
39     pin_clk = ~pin_clk; #CONST_DEFAULT_DELAY;
40 end
41
42 initial begin
43     // Start DUT in reset state.
44     pin_rst = 1; pin_ALU_state = 0; pin_binary_val = 0; #CONST_CLOCK_PERIOD;
45
46     // Go to initialize state and load data.
47     pin_rst = 0; pin_ALU_state = CONST_ACTIVATING_STATE; pin_binary_val =
CONST_BINARY_TEST_VALUE; #CONST_CLOCK_PERIOD;
48
49     // Go to decode
50     pin_rst = 0; pin_ALU_state = 0; pin_binary_val = 0; #CONST_CLOCK_PERIOD;
51
52 end
53
54 endmodule
```

Simulation Results for **DisplayUnit**

Verilog code for DUT is generated from schematic, which can be found in the **appendix B**.



Results match with the simulation of **DisplayController** and **Binary_To_BCD_Converter**. When **pout_jtag_BCD_converter_BinValue** followed simulation steps can be followed. At **1900ps**, **pout_cmd_enable_BCD_decoder** is enabled and **pout_BCD_val** is (255 = **0100 0101 0101**). This results verifies the functionality of **DisplayUnit**.

Appendix A | Verilog code generated from Booth_Multiplier.bdf

```
1  // Copyright (C) 1991–2013 Altera Corporation
2  // Your use of Altera Corporation's design tools, logic functions
3  // and other software and tools, and its AMPP partner logic
4  // functions, and any output files from any of the foregoing
5  // (including device programming or simulation files), and any
6  // associated documentation or information are expressly subject
7  // to the terms and conditions of the Altera Program License
8  // Subscription Agreement, Altera MegaCore Function License
9  // Agreement, or other applicable license agreement, including,
10 // without limitation, that your use is for the sole purpose of
11 // programming logic devices manufactured by Altera and sold by
12 // Altera or its authorized distributors. Please refer to the
13 // applicable agreement for further details.
14
15 // PROGRAM      "Quartus II 64-Bit"
16 // VERSION      "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"
17 // CREATED      "Fri Sep 25 05:21:43 2020"
18
19 module Booth_Multiplier(
20     pin_start,
21     pin_reset,
22     pin_clk,
23     pin_Multiplicand,
24     pin_Multiplier,
25     pout_jtag_QM1,
26     pout_jtag_cmd_ars,
27     pout_jtag_cmd_add,
28     pout_jtag_cmd_sub,
29     pout_jtag_Reg_A_S0,
30     pout_jtag_Reg_Q_S0,
31     pout_A,
32     pout_jtag_addsub_result,
33     pout_jtag_currentStep,
34     pout_jtag_M,
35     pout_jtag_mux_out,
36     pout_next_state,
37     pout_present_state,
38     pout_Q
39 );
40
41
42 input wire  pin_start;
43 input wire  pin_reset;
44 input wire  pin_clk;
45 input wire  [3:0] pin_Multiplicand;
46 input wire  [3:0] pin_Multiplier;
47 output wire pout_jtag_QM1;
48 output wire pout_jtag_cmd_ars;
49 output wire pout_jtag_cmd_add;
50 output wire pout_jtag_cmd_sub;
51 output wire pout_jtag_Reg_A_S0;
52 output wire pout_jtag_Reg_Q_S0;
53 output wire [3:0] pout_A;
54 output wire [3:0] pout_jtag_addsub_result;
55 output wire [3:0] pout_jtag_currentStep;
```



```

56  output wire [3:0] pout_jtag_M;
57  output wire [3:0] pout_jtag_mux_out;
58  output wire [6:0] pout_next_state;
59  output wire [6:0] pout_present_state;
60  output wire [3:0] pout_Q;
61
62  wire [3:0] addsub_result;
63  wire out_cmd_ars;
64  wire out_cmd_init;
65  wire out_cmd_rst;
66  wire out_cmd_stepDown;
67  wire [3:0] out_currentStep;
68  wire [3:0] Reg_A_out_P0;
69  wire Reg_A_out_S0;
70  wire Reg_Q_M1_Q;
71  wire [3:0] Reg_Q_out_P0;
72  wire Reg_Q_out_S0;
73  wire w_Reg_A_loadPar;
74  wire SYNTHESIZED_WIRE_7;
75  wire [3:0] SYNTHESIZED_WIRE_1;
76  wire [3:0] SYNTHESIZED_WIRE_3;
77  wire SYNTHESIZED_WIRE_4;
78  wire SYNTHESIZED_WIRE_6;
79
80  assign pout_jtag_cmd_add = SYNTHESIZED_WIRE_6;
81  assign pout_jtag_cmd_sub = SYNTHESIZED_WIRE_7;
82  assign pout_jtag_M = SYNTHESIZED_WIRE_3;
83  assign pout_jtag_mux_out = SYNTHESIZED_WIRE_1;
84  wire [3:0] GDFX_TEMP_SIGNAL_0;
85
86
87  assign GDFX_TEMP_SIGNAL_0 = {addsub_result[3],addsub_result[3:1]};
88
89
90  addsub b2v_AdderSubtractor(
91      .op(SYNTHESIZED_WIRE_7),
92      .a(Reg_A_out_P0),
93      .b(SYNTHESIZED_WIRE_1),
94
95
96      .result(addsub_result));
97  defparam b2v_AdderSubtractor.CONST_DATA_SIZE = 4;
98
99
100  ControlUnit b2v_Fsm(
101      .in_start(pin_start),
102      .in_Q_0(Reg_Q_out_S0),
103      .in_Q_M1(Reg_Q_M1_Q),
104      .in_clk(pin_clk),
105      .in_rst(pin_reset),
106      .in_currentStep(out_currentStep),
107      .out_cmd_add(SYNTHESIZED_WIRE_6),
108      .out_cmd_sub(SYNTHESIZED_WIRE_7),
109      .out_cmd_ars(out_cmd_ars),
110      .out_cmd_stepDown(out_cmd_stepDown),

```

```
111     .out_cmd_init(out_cmd_init),
112     .out_cmd_rst(out_cmd_rst),
113     .out_currentState(pout_present_state),
114     .out_jtag_state_next(pout_next_state));
115     defparam b2v_Fsm.CONST_DATA_SIZE = 4;
116
117
118     mux_2_to_1 b2v_MuxComplementer(
119         .mux_in_select(SYNTHESIZED_WIRE_7),
120         .mux_in_data(SYNTHESIZED_WIRE_3),
121         .mux_out(SYNTHESIZED_WIRE_1));
122     defparam b2v_MuxComplementer.CONST_DATA_SIZE = 4;
123
124
125     mux2_scalar b2v_MuxScalar_Reg_Q_in_SI_Adjuster(
126         .in_data_0(Reg_A_out_S0),
127         .in_data_1(addsub_result[0]),
128         .in_selection(w_Reg_A_loadPar),
129         .out_selected(SYNTHESIZED_WIRE_4));
130
131
132     Universal_Reg b2v_Reg_A(
133         .in_loadPar(w_Reg_A_loadPar),
134         .in_SI(Reg_A_out_P0[3]),
135         .in_shiftEn(out_cmd_ars),
136         .in_clk(pin_clk),
137         .in_rst(out_cmd_rst),
138         .in_PI(GDFX_TEMP_SIGNAL_0),
139         .out_S0(Reg_A_out_S0),
140         .out_P0(Reg_A_out_P0));
141     defparam b2v_Reg_A.CONST_DATA_SIZE = 4;
142
143
144     Universal_Reg b2v_Reg_M(
145         .in_loadPar(out_cmd_init),
146
147
148         .in_clk(pin_clk),
149         .in_rst(out_cmd_rst),
150         .in_PI(pin_Multiplicand),
151
152         .out_P0(SYNTHESIZED_WIRE_3));
153     defparam b2v_Reg_M.CONST_DATA_SIZE = 4;
154
155
156     Universal_Reg b2v_Reg_Q(
157         .in_loadPar(out_cmd_init),
158         .in_SI(SYNTHESIZED_WIRE_4),
159         .in_shiftEn(out_cmd_ars),
160         .in_clk(pin_clk),
161         .in_rst(out_cmd_rst),
162         .in_PI(pin_Multiplier),
163         .out_S0(Reg_Q_out_S0),
164         .out_P0(Reg_Q_out_P0));
165     defparam b2v_Reg_Q.CONST_DATA_SIZE = 4;
```

```
166
167
168   d_ff   b2v_Reg_Q_M1(
169       .D(Reg_Q_out_S0),
170       .Clk(pin_clk),
171       .Load(out_cmd_ars),
172       .Rst(out_cmd_rst),
173       .Q(Reg_Q_M1_Q));
174
175
176   StepDown_Counter   b2v_StepCounter(
177       .in_enable(out_cmd_stepDown),
178       .in_clk(pin_clk),
179       .in_rst(out_cmd_rst),
180       .out_currentStep(out_currentStep));
181   defparam b2v_StepCounter.CONST_DATA_SIZE = 4;
182
183   assign   w_Reg_A_loadPar = SYNTHESIZED_WIRE_7 ^ SYNTHESIZED_WIRE_6;
184
185   assign   pout_jtag_QM1 = Reg_Q_M1_Q;
186   assign   pout_jtag_cmd_ars = out_cmd_ars;
187   assign   pout_jtag_Reg_A_S0 = Reg_A_out_S0;
188   assign   pout_jtag_Reg_Q_S0 = Reg_Q_out_S0;
189   assign   pout_A = Reg_A_out_P0;
190   assign   pout_jtag_addsub_result = addsub_result;
191   assign   pout_jtag_currentStep = out_currentStep;
192   assign   pout_Q = Reg_Q_out_P0;
193
194   endmodule
195
```

Appendix B | Verilog code generated from DisplayUnit.bdf

```
1  // Copyright (C) 1991–2013 Altera Corporation
2  // Your use of Altera Corporation's design tools, logic functions
3  // and other software and tools, and its AMPP partner logic
4  // functions, and any output files from any of the foregoing
5  // (including device programming or simulation files), and any
6  // associated documentation or information are expressly subject
7  // to the terms and conditions of the Altera Program License
8  // Subscription Agreement, Altera MegaCore Function License
9  // Agreement, or other applicable license agreement, including,
10 // without limitation, that your use is for the sole purpose of
11 // programming logic devices manufactured by Altera and sold by
12 // Altera or its authorized distributors. Please refer to the
13 // applicable agreement for further details.
14
15 // PROGRAM      "Quartus II 64-Bit"
16 // VERSION      "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"
17 // CREATED      "Sun Sep 27 21:29:49 2020"
18
19 module DisplayUnit(
20     pin_clk,
21     pin_rst,
22     pin_ALU_state,
23     pin_binary_val,
24     pout_cmd_enable_BCD_decoder,
25     pout_BCD_val,
26     pout_jtag_BCD_converter_BinValue,
27     pout_jtag_BCD_converter_Counter,
28     pout_jtag_displayFSM_state_current,
29     pout_jtag_displayFSM_state_next
30 );
31
32
33 input wire  pin_clk;
34 input wire  pin_rst;
35 input wire  [6:0] pin_ALU_state;
36 input wire  [7:0] pin_binary_val;
37 output wire pout_cmd_enable_BCD_decoder;
38 output wire [11:0] pout_BCD_val;
39 output wire [7:0] pout_jtag_BCD_converter_BinValue;
40 output wire [7:0] pout_jtag_BCD_converter_Counter;
41 output wire [3:0] pout_jtag_displayFSM_state_current;
42 output wire [3:0] pout_jtag_displayFSM_state_next;
43
44 wire  SYNTHESIZED_WIRE_0;
45 wire  SYNTHESIZED_WIRE_1;
46 wire  SYNTHESIZED_WIRE_2;
47
48
49
50
51
52 Binary_To_BCD_Converter b2v_DisplayUnit_BCD_Converter(
53     .in_loadPar(SYNTHESIZED_WIRE_0),
54     .in_start(SYNTHESIZED_WIRE_1),
55     .in_clk(pin_clk),
```

```
56     .in_rst(pin_rst),
57     .in_binary_val(pin_binary_val),
58     .out_isConverted(SYNTHESIZED_WIRE_2),
59     .out_BCD_val(pout_BCD_val),
60     .out_jtag_tempReg_BinValue(pout_jtag_BCD_converter_BinValue),
61     .out_jtag_tempReg_Counter(pout_jtag_BCD_converter_Counter));
62     defparam b2v_DisplayUnit_BCD_Converter.CONST_SHIFT_REG_SIZE = 12;
63     defparam b2v_DisplayUnit_BCD_Converter.CONST_WORD_SIZE = 8;
64
65
66     DisplayController b2v_DisplayUnit_FSM(
67         .in_is_BCD_conversion_done(SYNTHESIZED_WIRE_2),
68         .in_clk(pin_clk),
69         .in_rst(pin_rst),
70         .in_ALU_state(pin_ALU_state),
71         .out_cmd_load_binVal(SYNTHESIZED_WIRE_0),
72         .out_cmd_decode_binVal(SYNTHESIZED_WIRE_1),
73         .out_cmd_enable_BCD_decoder(pout_cmd_enable_BCD_decoder),
74         .out_jtag_state_current(pout_jtag_displayFSM_state_current),
75         .out_jtag_state_next(pout_jtag_displayFSM_state_next));
76     defparam b2v_DisplayUnit_FSM.CONST_ACTIVATING_STATE = 7'b1000000;
77     defparam b2v_DisplayUnit_FSM.CONST_ACTIVATING_STATE_SIZE = 7;
78     defparam b2v_DisplayUnit_FSM.CONST_COUNT_CONTROLLER_STATE = 4;
79
80
81     endmodule
82
```