16 M EDO DRAM (2-Mword × 8-bit) 2 k Refresh



E0156H10 (Ver. 1.0) (Previous ADE-203-630D (Z)) Jun. 27, 2001

Description

The HM5117805 is a CMOS dynamic RAM organized 2,097,152-word × 8-bit. It employs the most advanced CMOS technology for high performance and low power. The HM5117805 offers Extended Data Out (EDO) Page Mode as a high speed access mode. Multiplexed address input permits the HM5117805 to be packaged in standard 28-pin plastic SOJ and 28-pin TSOP.

Features


- Single 5 V (±10%)
- Access time: 50 ns/60 ns/70 ns (max)
- Power dissipation
 - Active mode: 605 mW/550 mW/495 mW (max)
 - Standby mode: 11 mW (max)
 - : 0.83 mW (max) (L-version)
- EDO page mode capability
- · Long refresh period
 - 2048 refresh cycles : 32 ms
 - : 128 ms (L-version)
- 4 variations of refresh
 - RAS-only refresh
 - $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh
 - Hidden refresh
 - Self refresh (L-version)
- Battery backup operation (L-version)

Ordering Information

| Type No. | Access time | Package |
|----------------|-------------|---|
| HM5117805J-5 | 50 ns | 400-mil 28-pin plastic SOJ (CP-28DA) |
| HM5117805J-6 | 60 ns | |
| HM5117805J-7 | 70 ns | |
| HM5117805LJ-5 | 50 ns | |
| HM5117805LJ -6 | 60 ns | |
| HM5117805LJ -7 | 70 ns | |
| HM5117805S-5 | 50 ns | 300-mil 28-pin plastic SOJ (CP-28DNA) |
| HM5117805S-6 | 60 ns | |
| HM5117805S-7 | 70 ns | |
| HM5117805LS-5 | 50 ns | |
| HM5117805LS-6 | 60 ns | |
| HM5117805LS-7 | 70 ns | |
| HM5117805TT-5 | 50 ns | 400-mil 28-pin plastic TSOP II (TTP-28DA) |
| HM5117805TT-6 | 60 ns | |
| HM5117805TT-7 | 70 ns | |
| HM5117805LTT-5 | 50 ns | |
| HM5117805LTT-6 | 60 ns | |
| HM5117805LTT-7 | 70 ns | |
| HM5117805TS-5 | 50 ns | 300-mil 28-pin plastic TSOP II (TTP-28DB) |
| HM5117805TS-6 | 60 ns | |
| HM5117805TS-7 | 70 ns | |
| HM5117805LTS-5 | 50 ns | |
| HM5117805LTS-6 | 60 ns | |
| HM5117805LTS-7 | 70 ns | |




Pin Arrangement



Pin Description

| Pin name | Function |
|-----------------|---|
| A0 to A10 | Address input — Row/Refresh address A0 to A10 — Column address A0 to A9 |
| I/O0 to I/O7 | Data input/Data output |
| RAS | Row address strobe |
| CAS | Column address strobe |
| WE | Read/Write enable |
| ŌĒ | Output enable |
| V _{cc} | Power supply |
| V_{SS} | Ground |
| NC | No connection |

Block Diagram



Absolute Maximum Ratings

| Parameter | Symbol | Value | Unit | |
|--|-----------------|--------------|------|--|
| Voltage on any pin relative to V _{ss} | V_{T} | -1.0 to +7.0 | V | |
| Supply voltage relative to V _{SS} | V _{cc} | -1.0 to +7.0 | V | |
| Short circuit output current | lout | 50 | mA | |
| Power dissipation | P _T | 1.0 | W | |
| Operating temperature | Topr | 0 to +70 | °C | |
| Storage temperature | Tstg | -55 to +125 | °C | |

Recommended DC Operating Conditions (Ta = $0 \text{ to } +70^{\circ}\text{C}$)

| Parameter | Symbol | Min | Тур | Max | Unit | Note |
|--------------------|-----------------|------|-----|-----|------|------|
| Supply voltage | V _{cc} | 4.5 | 5.0 | 5.5 | V | 1 |
| Input high voltage | V _{IH} | 2.4 | _ | 6.5 | V | 1 |
| Input low voltage | V _{IL} | -1.0 | _ | 0.8 | V | 1 |

Note: 1. All voltage referred to V_{ss}.

DC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V \pm 10%, V_{SS} = 0 V)

HM5117805

| | | -5 | | -6 | | -7 | | - | |
|---|-------------------|-----|----------|-----|----------|-----|----------|------|--|
| Parameter | Symbol | Min | Max | Min | Max | Min | Max | Unit | Test conditions |
| Operating current*1, *2 | I _{CC1} | _ | 110 | _ | 100 | _ | 90 | mA | t _{RC} = min |
| Standby current | I _{CC2} | | 2 | _ | 2 | _ | 2 | mA | TTL interface RAS, CAS = V _{IH} Dout = High-Z |
| | | _ | 1 | _ | 1 | _ | 1 | mA | $\label{eq:cmossimple} \begin{split} & \frac{\text{CMOS interface}}{\text{RAS}, \text{CAS}} \geq \text{V}_{\text{CC}} - 0.2 \text{V} \\ & \text{Dout} = \text{High-Z} \end{split}$ |
| Standby current (L-version) | I _{CC2} | _ | 150 | _ | 150 | _ | 150 | μΑ | $\label{eq:cmos} \begin{split} & \frac{\text{CMOS interface}}{\text{RAS, CAS}} \geq \text{V}_{\text{CC}} - 0.2 \text{ V} \\ & \text{Dout} = \text{High-Z} \end{split}$ |
| RAS-only refresh current*2 | I _{CC3} | - | 110 | - | 100 | _ | 90 | mA | $t_{RC} = min$ |
| Standby current*1 | I _{CC5} | | 5 | | 5 | | 5 | mA | RAS = V _{IH} CAS = V _{IL} Dout = enable |
| CAS-before-RAS refresh current | I _{CC6} | _ | 110 | | 100 | _ | 90 | mA | $t_{RC} = min$ |
| EDO page mode current*1, *3 | I _{CC7} | _ | 100 | _ | 90 | | 85 | mA | $t_{HPC} = min$ |
| Battery backup current*4 (Standby with CBR refresh) (L-version) | I _{CC10} | _ | 500 | | 500 | | 500 | μΑ | CMOS interface Dout = High-Z CBR refresh: $t_{RC} = 62.5 \mu s$ $t_{RAS} \le 0.3 \mu s$ |
| Self refresh mode current (L-version) | I _{CC11} | _ | 300 | | 300 | | 300 | μА | CMOS interface RAS, CAS ≤ 0.2V Dout = High-Z |
| Input leakage current | I | -10 | 10 | -10 | 10 | -10 | 10 | μΑ | 0 V ≤ Vin ≤ 7 V |
| Output leakage current | I _{LO} | -10 | 10 | -10 | 10 | -10 | 10 | μΑ | 0 V ≤ Vout ≤ 7 V Dout = disable |
| Output high voltage | V_{OH} | 2.4 | V_{cc} | 2.4 | V_{cc} | 2.4 | V_{cc} | V | High lout = -2 mA |
| Output low voltage | V _{OL} | 0 | 0.4 | 0 | 0.4 | 0 | 0.4 | V | Low lout = 2 mA |

Notes: 1. I_{cc} depends on output load condition when the device is selected. I_{cc} max is specified at the output open condition.

- 2. Address can be changed once or less while $\overline{RAS} = V_{IL}$.
- 3. Address can be changed once or less while $\overline{\text{CAS}} = V_{\text{IH}}$.
- 4. $\overline{\text{CAS}} = L \ (\leq 0.2 \text{ V}) \text{ while } \overline{\text{RAS}} = L \ (\leq 0.2 \text{ V}).$

Capacitance (Ta = 25°C, V_{CC} = 5 V ± 10%)

| Parameter | Symbol | Тур | Max | Unit | Notes |
|--|------------------|-----|-----|------|-------|
| Input capacitance (Address) | C _{I1} | _ | 5 | pF | 1 |
| Input capacitance (Clocks) | C _{I2} | | 7 | pF | 1 |
| Output capacitance (Data-in, Data-out) | C _{I/O} | _ | 7 | pF | 1, 2 |

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. $\overline{CAS} = V_{IH}$ to disable Dout.

AC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V ±10%, V_{SS} = 0 V)*1, *2, *18

Test Conditions

• Input rise and fall time: 2 ns

• Input levels: $V_{IL} = 0 \text{ V}, V_{IH} = 3 \text{ V}$

• Input timing reference levels: 0.8 V, 2.4 V

• Output timing reference levels: 0.8 V, 2.0 V

• Output load: 1 TTL gate $+ C_L$ (100 pF) (Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycles (Common parameters)

HM5117805

| | | -5 | | -6 | | -7 | | • | |
|----------------------------------|------------------|-----|-------|-----|-------|-----|-------|------|-------|
| Parameter | Symbol | Min | Max | Min | Max | Min | Max | Unit | Notes |
| Random read or write cycle time | t _{RC} | 84 | _ | 104 | _ | 124 | _ | ns | |
| RAS precharge time | t _{RP} | 30 | _ | 40 | _ | 50 | _ | ns | |
| CAS precharge time | t _{CP} | 7 | _ | 10 | _ | 13 | _ | ns | |
| RAS pulse width | t _{RAS} | 50 | 10000 | 60 | 10000 | 70 | 10000 | ns | |
| CAS pulse width | t _{CAS} | 7 | 10000 | 10 | 10000 | 13 | 10000 | ns | |
| Row address setup time | t _{ASR} | 0 | _ | 0 | _ | 0 | _ | ns | |
| Row address hold time | t _{RAH} | 7 | - | 10 | _ | 10 | _ | ns | |
| Column address setup time | t _{ASC} | 0 | | 0 | _ | 0 | _ | ns | |
| Column address hold time | t _{CAH} | 7 | + | 10 | | 13 | _ | ns | |
| RAS to CAS delay time | t _{RCD} | 11 | 37 | 14 | 45 | 14 | 52 | ns | 3 |
| RAS to column address delay time | t _{RAD} | 9 | 25 | 12 | 30 | 12 | 35 | ns | 4 |
| RAS hold time | t _{RSH} | 10 | 4 | 13 | | 13 | _ | ns | |
| CAS hold time | t _{CSH} | 35 | | 40 | _ | 45 | _ | ns | |
| CAS to RAS precharge time | t _{CRP} | 5 | | 5 | _ | 5 | _ | ns | |
| OE to Din delay time | t _{OED} | 13 | 70 | 15 | _ | 18 | _ | ns | 5 |
| OE delay time from Din | t _{DZO} | 0 | - | 0 | - | 0 | _ | ns | 6 |
| CAS delay time from Din | t _{DZC} | 0 | + | 0 | F | 0 | _ | ns | 6 |
| Transition time (rise and fall) | t _T | 2 | 50 | 2 | 50 | 2 | 50 | ns | 7 |



Read Cycle

HM5117805

| | | | | | | | | - | |
|---------------------------------|--------------------|-----|-----|-----|-----|-----|-----|------|-----------|
| | | -5 | | -6 | | -7 | | | |
| Parameter | Symbol | Min | Max | Min | Max | Min | Max | Unit | Notes |
| Access time from RAS | \mathbf{t}_{RAC} | _ | 50 | _ | 60 | _ | 70 | ns | 8, 9 |
| Access time from CAS | t _{CAC} | _ | 13 | _ | 15 | _ | 18 | ns | 9, 10, 17 |
| Access time from address | t _{AA} | _ | 25 | _ | 30 | _ | 35 | ns | 9, 11, 17 |
| Access time from OE | t _{OEA} | _ | 13 | _ | 15 | _ | 18 | ns | 9 |
| Read command setup time | t _{RCS} | 0 | | 0 | _ | 0 | _ | ns | |
| Read command hold time to CAS | t _{RCH} | 0 | _ | 0 | _ | 0 | _ | ns | 12 |
| Read command hold time from RAS | t _{RCHR} | 50 | _ | 60 | _ | 70 | _ | ns | |
| Read command hold time to RAS | t _{RRH} | 0 | - | 0 | _ | 0 | _ | ns | 12 |
| Column address to RAS lead time | t _{RAL} | 25 | | 30 | _ | 35 | _ | ns | |
| Column address to CAS lead time | t _{CAL} | 15 | | 18 | _ | 23 | _ | ns | |
| CAS to output in low-Z | t _{CLZ} | 0 | | 0 | _ | 0 | _ | ns | |
| Output data hold time | t _{oH} | 3 | -1 | 3 | _ | 3 | _ | ns | 20 |
| Output data hold time from OE | t _{oho} | 3 | | 3 | _ | 3 | _ | ns | |
| Output buffer turn-off time | t _{OFF} | | 13 | | 15 | _ | 15 | ns | 13, 20 |
| Output buffer turn-off to OE | t _{OEZ} | _ | 13 | - | 15 | _ | 15 | ns | 13 |
| CAS to Din delay time | t _{CDD} | 13 | -7 | 15 | - | 18 | _ | ns | 5 |
| Output data hold time from RAS | t _{OHR} | 3 | | 3 | 7 | 3 | | ns | 20 |
| Output buffer turn-off to RAS | t _{OFR} | _ | 13 | - | 15 | _ | 15 | ns | 20 |
| Output buffer turn-off to WE | t _{WEZ} | _ | 13 | -/ | 15 | - | 15 | ns | |
| WE to Din delay time | t _{WED} | 13 | _ | 15 | _ | 18 | 7 | ns | |
| RAS to Din delay time | t _{RDD} | 13 | _ | 15 | | 18 | _ | ns | |
| RAS next CAS delay time | t _{RNCD} | 50 | _ | 60 | | 70 | - | ns | |
| | | | | | | | | | |

Write Cycle

| н | M | 51 | 1 | 7 | R | 15 |
|---|---|----|---|---|---|----|
| | | | | | | |

| | | -5 | | -6 | | -7 | | | |
|--------------------------------|------------------|-----|-----|-----|-----|-----|----------|------|-------|
| Parameter | Symbol | Min | Max | Min | Max | Min | Max | Unit | Notes |
| Write command setup time | t _{wcs} | 0 | _ | 0 | _ | 0 | _ | ns | 14 |
| Write command hold time | t _{wch} | 7 | _ | 10 | _ | 13 | _ | ns | |
| Write command pulse width | t _{WP} | 7 | _ | 10 | _ | 10 | | ns | |
| Write command to RAS lead time | t _{RWL} | 7 | _ | 10 | _ | 13 | <u> </u> | ns | |
| Write command to CAS lead time | t _{CWL} | 7 | _ | 10 | | 13 | _ | ns | |
| Data-in setup time | t _{DS} | 0 | _ | 0 | _ | 0 | _ | ns | 15 |
| Data-in hold time | t _{DH} | 7 | _ | 10 | _ | 13 | | ns | 15 |

Read-Modify-Write Cycle

HM5117805

| | | -5 | | -6 | | -7 | | _ | |
|---------------------------------|------------------|-----|-----|-----|--------------|-----|-----|------|-------|
| Parameter | Symbol | Min | Max | Min | Max | Min | Max | Unit | Notes |
| Read-modify-write cycle time | t _{RWC} | 111 | _ | 135 | _ | 161 | _ | ns | |
| RAS to WE delay time | t _{RWD} | 67 | 7 | 79 | _ | 92 | _ | ns | 14 |
| CAS to WE delay time | t _{CWD} | 30 | _ | 34 | - | 40 | | ns | 14 |
| Column address to WE delay time | t _{AWD} | 42 | - | 49 | - | 57 | | ns | 14 |
| OE hold time from WE | t _{OEH} | 13 | _ | 15 | | 18 | _ | ns | |

Refresh Cycle

HM5117805

| | | -5 | | -6 | | -7 | | | |
|------------------------------------|------------------|-----|-----|-----|----------|-----|-----|------|-------|
| Parameter | Symbol | Min | Max | Min | Max | Min | Max | Unit | Notes |
| CAS setup time (CBR refresh cycle) | t _{CSR} | 5 | _ | 5 | _ | 5 | _ | ns | |
| CAS hold time (CBR refresh cycle) | t _{CHR} | 7 | _ | 10 | <u> </u> | 10 | | ns | |
| WE setup time (CBR refresh cycle) | t _{wrp} | 0 | _ | 0 | _ | 0 | | ns | |
| WE hold time (CBR refresh cycle) | t _{wr} | 7 | _ | 10 | _ | 10 | | ns | |
| RAS precharge to CAS hold time | t _{RPC} | 5 | | 5 | <u> </u> | 5 | | ns | |

EDO Page Mode Cycle

HM5117805

| | | -5 | | -6 | | -7 | | | |
|---|--------------------|-----|--------|-----|--------|-----|--------|------|-------|
| Parameter | Symbol | Min | Max | Min | Max | Min | Max | Unit | Notes |
| EDO page mode cycle time | t _{HPC} | 20 | _ | 25 | _ | 30 | _ | ns | 19 |
| EDO page mode RAS pulse width | t _{RASP} | _ | 100000 | _ | 100000 | _ | 100000 | ns | 16 |
| Access time from CAS precharge | t _{CPA} | _ | 28 | _ | 35 | _ | 40 | ns | 9, 17 |
| RAS hold time from CAS precharge | t _{CPRH} | 28 | _ | 35 | _ | 40 | _ | ns | |
| Output data hold time from CAS low | / t _{DOH} | 3 | | 3 | _ | 3 | _ | ns | 9, 17 |
| CAS hold time referred OE | t _{COL} | 7 | | 10 | _ | 13 | | ns | |
| CAS to OE setup time | t _{COP} | 5 | _ | 5 | _ | 5 | _ | ns | |
| Read command hold time from CAS precharge | t _{RCHC} | 28 | | 35 | _ | 40 | _ | ns | |

EDO Page Mode Read-Modify-Write Cycle

HM5117805

| | | -5 | 1 | -6 | | -7 | | | |
|---|--------------------|-----|-----|-----|-----|-----|-----|------|-------|
| Parameter | Symbol | Min | Max | Min | Max | Min | Max | Unit | Notes |
| EDO page mode read- modify-write cycle time | t _{HPRWC} | 57 | | 68 | | 79 | | ns | |
| WE delay time from CAS precharge | t _{CPW} | 45 | 7 | 54 | /— | 62 | | ns | 14 |

Refresh

| Parameter | Symbol | Max | Unit | Note |
|----------------------------|------------------|-----|------|-------------|
| Refresh period | t _{REF} | 32 | ms | 2048 cycles |
| Refresh period (L-version) | t _{REF} | 128 | ms | 2048 cycles |



Self Refresh Mode (L-version)

HM5117805L

| | | -5 | | -6 | | -7 | | | |
|-----------------------------------|-------------------|-----|-----|-----|-----|-----|-----|------|-------|
| Parameter | Symbol | Min | Max | Min | Max | Min | Max | Unit | Notes |
| RAS pulse width (self refresh) | t _{RASS} | 100 | _ | 100 | _ | 100 | _ | μs | |
| RAS precharge time (self refresh) | t _{RPS} | 90 | _ | 110 | _ | 130 | _ | ns | |
| CAS hold time (self refresh) | t _{CHS} | -50 | | -50 | | -50 | _ | ns | |

Notes: 1. AC measurements assume $t_{\tau} = 2$ ns.


- 2. An initial pause of 200 µs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS-only refresh or CAS-before-RAS refresh). If the internal refresh counter is used, a minimum of eight CAS-before-RAS refresh cycles are required.
- 3. Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .
- 4. Operation with the t_{RAD} (max) limit insures that t_{RAC} (max) can be met, t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}.
- Either t_{OED} or t_{CDD} must be satisfied.
- 6. Either t_{DZO} or t_{DZC} must be satisfied.
- 7. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).
- 8. Assumes that $t_{RCD} \le t_{RCD}$ (max) and $t_{RAD} \le t_{RAD}$ (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- 9. Measured with a load circuit equivalent to 1 TTL loads and 100 pF.
- 10. Assumes that $t_{RCD} \ge t_{RCD}$ (max) and $t_{RAD} \le t_{RAD}$ (max).
- 11. Assumes that $t_{RCD} \le t_{RCD}$ (max) and $t_{RAD} \ge t_{RAD}$ (max).
- Either t_{RCH} or t_{RRH} must be satisfied for a read cycles.
- 13. t_{OFF} (max) and t_{OEZ} (max) define the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.
- 14. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPW} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if $t_{WCS} \ge t_{WCS}$ (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \ge t_{RWD}$ (min), $t_{CWD} \ge t_{CWD}$ (min), and $t_{AWD} \ge t_{AWD}$ (min), or $t_{CWD} \ge t_{CWD}$ (min), $t_{AWD} \ge t_{AWD}$ (min) and $t_{CPW} \ge t_{CPW}$ (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 15. These parameters are referred to \overline{CAS} leading edge in early write cycles and to \overline{WE} leading edge in delayed write or read-modify-write cycles.
- 16. t_{rasp} defines RAS pulse width in EDO page mode cycles.
- 17. Access time is determined by the longest among $t_{\text{AA}},\,t_{\text{CAC}}$ and t_{CPA}
- 18. In delayed write or read-modify-write cycles, $\overline{\text{OE}}$ must disable output buffer prior to applying data to the device.
- 19. t_{HPC} (min) can be achieved during a series of EDO page mode write cycles or EDO page mode read cycles. If both write and read operation are mixed in a EDO page mode RAS cycle (EDO page mode mix cycle (1), (2)), minimum value of CAS cycle (t_{CAS} + t_{CP} + 2 t_T) becomes greater than the specified t_{HPC} (min) value. The value of CAS cycle time of mixed EDO page mode is shown in EDO page mode mix cycle (1) and (2).

- 20. Data output turns off and becomes high impedance from later rising edge of \overline{RAS} and \overline{CAS} . Hold time and turn off time are specified by the timing specifications of later rising edge of \overline{RAS} and \overline{CAS} between t_{OHR} and t_{OHR} and between t_{OHR} and t_{OHR}
- 21. Please do not use t_{RASS} timing, 10 $\mu s \le t_{RASS} \le 100 \, \mu s$. During this period, the device is in transition state from normal operation mode to self refresh mode. If $t_{RASS} \ge 100 \, \mu s$, then \overline{RAS} precharge time should use t_{RPS} instead of t_{RP} .
- 22. If you use RAS only refresh or CBR burst refresh mode in normal read/write cycles, 2048 cycles of distributed CBR refresh with 15.6 μs interval should be executed within 32 ms immediately after exiting from and before entering into the self refresh mode.
- 23. If you use distributed CBR refresh mode with 15.6 µs interval in normal read/write cycle, CBR refresh should be executed within 15.6 µs immediately after exiting from and before entering into self refresh mode.
- 24. Repetitive self refresh mode without refreshing all memory is not allowed. Once you exit from self fresh mode, all memory cells need to be refreshed before re-entering the self refresh mode again.
- 25. XXX: H or L (H: V_{IH} (min) $\leq V_{IN} \leq V_{IH}$ (max), L: V_{IL} (min) $\leq V_{IN} \leq V_{IL}$ (max)) //////: Invalid Dout
 - When the address, clock and input pins are not described on timing waveforms, their pins must be applied V_{IH} or V_{IL} .




$\textbf{Timing Waveforms}^{*25}$


Read Cycle




Early Write Cycle




Delayed Write Cycle*18




$\textbf{Read-Modify-Write Cycle}^{*18}$




RAS-Only Refresh Cycle




CAS-Before-RAS Refresh Cycle




Hidden Refresh Cycle




EDO Page Mode Read Cycle




EDO Page Mode Early Write Cycle




EDO Page Mode Delayed Write Cycle*18




EDO Page Mode Read-Modify-Write Cycle*18




EDO Page Mode Mix Cycle (1)



EDO Page Mode Mix Cycle (2)




Self Refresh Cycle (L-version) *21, 22, 23, 24




Package Dimensions


HM5117805J/LJ Series (CP-28DA)




HM5117805S/LS Series (CP-28DNA)



HM5117805TT/LTT Series (TTP-28DA)



HM5117805TS/LTS Series (TTP-28DB)



Cautions

- Elpida Memory, Inc. neither warrants nor grants licenses of any rights of Elpida Memory, Inc.'s or any
 third party's patent, copyright, trademark, or other intellectual property rights for information contained
 in this document. Elpida Memory, Inc. bears no responsibility for problems that may arise with third
 party's rights, including intellectual property rights, in connection with use of the information contained
 in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Elpida Memory, Inc. makes every attempt to ensure that its products are of high quality and reliability. However, contact Elpida Memory, Inc. before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Elpida Memory, Inc. particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Elpida Memory, Inc. bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Elpida Memory, Inc. product does not cause bodily injury, fire or other consequential damage due to operation of the Elpida Memory, Inc. product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Elpida Memory, Inc..
- 7. Contact Elpida Memory, Inc. for any questions regarding this document or Elpida Memory, Inc. semiconductor products.

© Elpida Memory, Inc. 2001



This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.