**YAMAHA i. Si**

YM3014B

Serial Input Floating D/A Converter (DAC-SS)

* **OUTLINE**

YM3014B: DAC-SS (hereinafter referred to as DAC) is a floating D/A converter with serial input for single channel. It can generate analog output (dynamic range 16 bits) having 10-bit mantissa section and 3-bit exponent section on the basis of input digital signal.

* **FEATURES**
* An external buffer operational amplifier is provided to obtain analog output easily.
* A wide dynamic range with 16 bits.
* Sample holding circuit is unnecessary.
* It is possible to reduce noise and the distortion rate of high harmonic and to obtain good temperature characteristics.
* It is produced by the monolithic process with high precision thin film resistance and CMOS and contained in a 8 pin plastic DIL package.

**■ TERMINAL DIAGRAM**

• YM3014B •YM3014B-F

|  |  |  |
| --- | --- | --- |
| VddE | ’ 8 2] MP | |
| To BUFF (2 | 2 7 | I Rb |
| LOAD (2 | 3 6 | □ GND G/ss) |
| sd|^ | ♦ 5 | □ 0 I CLOCK |

(8pin DIP Top View)

|  |  |  |  |
| --- | --- | --- | --- |
| Vdd E | lO | 16 | □ MP |
| To BUFF E | 2 | 15 | □ (NC) |
| (NC) E | 3 | 14 | □ Rb |
| LOAD E | 4 | 13 | □ (NC) |
| (NC) E | 5 | 12 | □ GND(Vss) |
| (NC) E | 6 | 11 | □ (NC) |
| SDE |  | 10 | □ 0 1 CLOCK |
| (NC)E | 8 | 9 | □ (NC) |

(16pin-SOP Top View)


YAMAHA CORPORATION

YM3014B CATALOG  
CATALOG No.: LSI-2130143  
1994. 3

**YM3014B**

* **BLOCK DIAGRAM**

0I  
CLOCK LOAD



To BUFF MP (ANALOG OUT)

* **DESCRIPTION OF TERMINAL FUNCIOTNS**

|  |  |  |  |
| --- | --- | --- | --- |
| PIN NO. | | SYMBOL NAME | FUNCTIONS |
| 8DIP | 16SOP |
| 1 | 1 | Vdd | Reference power sourch on the high potential side. |
| 2 | 2 | To BUFF | Analog output from DAC is input into a buffer operational amplifier. |
| 3 | 4 | LOAD | Generates in ternal signal to latch the serial data by use of trailing edge. |
| 4 | 7 | SD | Serial input of the converted digital siganl. |
| 5 | 10 | CLOCK | Clock (01) to operate the shift register and timing generator. |
| 6 | 12 | vss | Power source on the low potential side (GND). |
| 7 | 14 | RB | High precision 1/2 VbD voltage generated inside of the unit is obtained at this terminal. It is added to 8 pin through the buffer operational amplifier. |
| 8 | 16 | MP | Exponential analog value is obtained by S signal with reference to potential given to MP. Normally it is biased to 1 /2Vdd. |

2

**YM3014B**

* **DESCRIPTION OF FUNCTIONS**

1. **Relationship between Digital Input Data and Analog Output Voltage**

To perform one conversion at 16-bit time by YM3014B, the first 3-bit data among the 16-bit serial data is processed as invalid data in the DAC. The next 10 bit data (Do through D9) is input into the 10-bit DAC section as the MSB data from the LSB to constitute the mantissa section of analog output. The remaining 3-bit data (So through S2) is input into the 2-N analog shift section to constitute the exponent section of analog output.

For example, when the basic circuit is used, output voltage is as follows.

Vour = 1/2 VbD + 1/4 Vdd (— 1 + D9 + D8 2 “ 1 + • • • • Do 2'9 + 2 “ 10 )2 “ N

N = S222 + S^1 +S0

S2 = Sj = So = 0: not allowed.

That is, it has the maximum aplitude of ± 1/4Vdd and the minimum amplitude of ± 1/4Vdd 2~16 with 1/2 VbD potential in the center.

1. **Operation in the DAC**


Digital input data is taken into the shift register through SD terminal in synchronous with the clock rise. Latch signal is generated in the timing circuit by use of the trailing edge of LOAD. By this latch signal, the serial data of Do through D9 and So through S2 is latched, which drives the 10-bit DAC section and the analog shift section, respectively, to start conversion.

Its analog output is obtained at the terminal “TO BUTT”. It can be output through an adequate buffer operational amplifier.

1. **Summary of Operation**

* As shown in Fig. 3, Timing diagram, coincide the trailing edge of LOAD with the timing of the S2 rear end of the SD signal. “H” time of LOAD requires more than one bit time.
* Conversion at the bit time other than 16 bits is possible by increasing or decreasing the invalid bit number part.

**■ EXAMPLE OF BASIC CIRCUIT**



3

MM

**YM3014B**

**■ ELECTRICAL CHARACTERISTICS**

1. **Absolute Maximum Rating**

|  |  |  |
| --- | --- | --- |
| ITEM | RATING | UNIT |
| Supply voltage | - 0.3 ~ +15.0 | V |
| High level input voltage | VDD + 0.3 | V |
| Low level input voltage | VSS - 0.3 | V |
| Ambient operating temperature | 0~70 | °C |
| Storage! temperature | — 50 — + 125 | °C |

1. **Recommended Operation Conditions**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| ITEM | SYMBOL | | MIN. | STD. | MAX. | UNIT |
| Supply voltage | VDD vss | | + 4.75 0 | 5.0 0 | 10.0 0 | V  V |
| Input signal voltage | CLOCK SD LOAD |  | 0 | — | VDD | V |
| Ambient operation temperature | Ta | | 0 | — | 70 | °C |

1. **D.C. Characteristics**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| ITEM | SYMBOL | MEASUREMENT CONDITIONS | MIN. | STD. | MAX. | UNIT |
| High level input voltage | VIH | VDD= 5.0 V | 3.3 | — | — | V |
| Low level input voltage | VIL | VDD= 5.0 V | — | — | 1.0 | V |
| Input current | IIN | VDD= 10.ov | — | — | 10’3 | pA |
| Power current | IDD | Vdd= 5.0 V | — | — | 6 | mA |
| Input capacity | ClN |  | — | — | 5 | PF |

1. **AC Characteristics**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| ITEM | SYMBOL | CONDITIONS | MIN. | STD. | MAX. | UNIT |
| • Clock  Frequency | fc |  | 0.65 | 2.0 | 3.2 | MHz |
| High level time | tON |  | 100 |  |  | ns |
| Rise time | tr |  |  |  | 50 | ns |
| Breaking time | tf |  |  |  | 50 | ns |
| • Data  Set-up time | tDS | SD LOAD | 100 |  |  |  |
| Rise time | tr |  |  |  | 50 | ns |
| Breaking time | tf |  |  |  | 50 | ns |

4

**YM3014B**

MB

1. **DAC Characteristics**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| ITEM | SYMBOL | CONDITIONS | MIN. | STD. | MAX. | UNIT |
| Max. output amplitude | VOUT |  |  | 1/2 VDD |  | V |
| Resolution |  |  |  | 16 |  | Bit |
| Settling time | ts |  |  | 2.0 | 4.0 | Ms |
| Total distortion rate of high harmonic | THD1  THD6 | Vdd=5V, 110Hz level 0 dB  -36dB |  | 0.05 | 0.2  0.2 | *% %* |
| Noise |  |  |  | — 92 | -80 | dBm |
| Temperature characteristics |  | Out put voltage Total distortion rate of high hermonic |  | 5 |  | ppm/°C |

1. **Timind Diagram**





Fig. 1 Data timing



CLOCK

Fig. 2 Input data clock timing

< Z 0


0

CLOCK  
01

D LOAD Q.

Z o o SD k

LATCH



CONVERT

To BUFF ANALOG

OUT





Fig. 3 YM3014B timing


5

wb


**YM3014B**

**■ OUTER DIMENSION DRAWING**


YM3014B



YM3014B-F



7.62TYP




(UNIT) : mm

**10.20 ±0.50**

9

16  
nnnnnnnn





HUTU U U U U'  
1 8

+i

tri







(lead thickness) :0.1 5±0.1 0

(UNIT): mm

The specifications of this product are subject to improvement changes without prior notice.

YAMAHA CORPORATION

AGENCY

YAMAHA CORPORATION

Address inquiries to:

Semi-conductor Sales Department

**■ Head Office 203, Matsunokijima, Toyooka-mura,**

**Iwata-gun, Shizuoka-ken, 438-01 Electronic Equipment business section Tel. 0539-62-4918 Fax. 0539-62-5054**

* **Tokyo Office 2-17-11, Takanawa, Minato-ku,**

**Tokyo, 108**

**Tel. 03-5488-5431 Fax. 03-5488-5088**

* **Osaka Office 3-12-9, Minami Senba, Chuo-ku,**

**Osaka City, Osaka, 542**

**Shinsaibashi Plaza Bldg. 4F**

**Tel. 06-252-7980 Fax. 06-252-5615**

* **U.S.A. Office YAMAHA Systems Technology.**

**100 Century Center Court, San Jose, CA95112  
Tel. 408-467-2300 Fax. 408-437-8791**

Copying prohibited © 1987 YAMAHA CORPORATION

0.3K-0325 O Printed in Japan 94.3