CHAPTER 18

Graphs and gating functions

J. Stanier

Progress: 70%

Structural reordering in progress

18.1 Introduction

Many compilers represent the input program as some form of graph in order to aid analysis and transformation. A cornucopia of program graphs have been presented in the literature and implemented in real compilers. Therefore it comes as no surprise that a number of program graphs use SSA concepts as the core principle of their representation. These range from very literal translations of SSA into graph form to more abstract graphs which are implicitly SSA. We aim to introduce a selection of program graphs which use SSA concepts, and examine how they may be useful to a compiler writer.

One of the seminal graph representations is the Control Flow Graph (CFG), which was introduced by Allen to explicitly represent possible control paths in a program. Traditionally, the CFG is used to convert a program into SSA form. Additionally, representing a program in this way makes a number of operations simpler to perform, such as identifying loops, discovering irreducibility and performing interval analysis techniques.

The CFG models control flow, but many graphs model *data flow*. This is useful as a large number of compiler optimizations are based on data flow. The graphs we consider in this section are all data flow graphs, representing the data dependencies in a program. We will look at a number of different SSA-based graph representations. These range from those which are a very literal translation of SSA into a graph form to those which are more abstract in nature. An introduction to each graph will be given, along with diagrams to show how sample programs look when translated

into that particular graph. Additionally, we will touch on the literature describing a usage of a given graph with the application that it was used for.

18.2 Data Flow Graphs

The data flow graph (DFG) is ~~also~~ a directed graph $G = (V, E)$, ~~except~~ edges E represent the flow of data from the result of one operation to the input of another. An instruction executes once all of its input data values have been consumed. When an instruction executes, it produces a new data value, which is propagated to other connected instructions.

Whereas the CFG imposes a total ordering on instructions, the DFG has no such concept, nor does the DFG contain whole program information. Thus, target code cannot be generated directly from the DFG. The DFG can be seen as a companion to the CFG, and they can be generated alongside each other. With access to both graphs, optimisations such as dead code elimination, constant folding and common subexpression elimination can be performed effectively. However, keeping both graphs updated during optimisation can be costly and complicated.

18.3 The SSA Graph

We begin our exploration with a graph that is very similar to SSA: the SSA Graph. Many different variations exist in the literature, so we take ours from Cooper et al. An SSA Graph consists of vertices which represent operations (such as `add` and `load`) or ϕ-functions, and directed edges connect uses to definitions of values. The edges to a vertex represent the arguments required for that operation, and the edges from a vertex represents the propagation of that operation's result after it has been computed. This graph is therefore a *demand-based* representation. In order to compute a vertex, we must first *demand* the results of the operands and then perform the operation indicated on that vertex. Reversing the direction of each edge would provide the widely used *data-based* representation. The SSA Graph can be constructed from a program in SSA form by *explicitly* adding use-definition chains. We present some sample code in Figure 18.1 which is then translated into an SSA Graph. Note that each node mix up the operation and the variable(s) it defines, as actual data structures might enable to find one from the other.

The textual representation of SSA is much easier for a human to read. However, the primary benefit of representing the input program in this form is that the compiler writer is able to apply a wide array of graph-based optimizations by using standard graph traversal and transformation techniques. It is possible to augment the SSA Graph to model memory dependencies. This can be achieved by adding ~~additional~~ *state edges* ~~that~~ enforce an order of interpretation. These edges are exten-



Fig. 18.1 Some SSA code translated into an SSA graph.

sively used in the Value State Dependence Graph, which we will look at later, after we touch on the concept of gating functions.

In the literature, the SSA Graph has been used to detect a variety of induction variables in loops, also for performing instruction selection techniques, operator strength reduction, rematerialization, and has been combined with an extended SSA language to aid compilation in a parallelizing compiler. The reader should note that the exact specification of what constitutes an SSA Graph changes from paper to paper. The essence of the IR has been presented here, as each author tends to make small modifications for their particular implementation.

18.3.1 Finding induction variables with the SSA Graph

We illustrate the usefulness of the SSA Graph through a basic induction variable recognition technique. A more sophisticated technique is developed in Chapter **??**. Given that a program is represented as an SSA Graph, the task of finding induction variables is simplified. A *basic linear induction variable i* is a variable that appears only in the form:

```
i = 10
loop
      ...
      i = i + k
      ...
endloop
```

where k is a constant or loop invariant. Wolfe made the observation that each basic linear induction variable will belong to a non-trivial strongly connected component (SCC) in the SSA graph. SCCs can be easily discovered in linear time using any depth-first search traversal. Each such SCC must conform to the following constraints:

- The SCC contains only one ϕ-function at the header of the loop.
- The SCC contains only addition and subtraction operators, and the right operand of the subtraction is not part of the SCC (no `i = n - i` assignments).
- The other operand of each addition or subtraction is loop invariant.

This technique can be expanded to detect a variety of other classes of induction variables, such as wrap-around variables, non-linear induction variables and nested induction variables. Scans and reductions also show a similar SSA Graph pattern and can be detected using the same approach.

18.4 Program Dependence Graph

The Program Dependence Graph (PDG) represents both control and data dependencies together in one graph. The PDG was developed to aid optimizations requiring reordering of instructions and graph rewriting for parallelism, as the strict ordering of the CFG is relaxed and complemented by the presence of data dependence information. The PDG is a directed graph $G = (V, E)$ where nodes V are statements, predicate expressions or region nodes, and edges E represent either control or data dependencies. Thus, the set of all edges E has two distinct subsets: the control dependence subgraph E_C and the data dependence subgraph E_D. Similar to the CFG, a PDG also has two nodes `ENTRY` and `EXIT`, through which control flow enters and exits the program respectively. It is assumed that every node of the CFG is reachable from the entry node and can reach the exit node.

Statement nodes represent instructions in the program. Predicate nodes test a conditional statement and have true and false edges to represent the choice taken on evaluation of the predicate. Region nodes group control dependencies with identical source and label together. If the control dependence for a region node is satisfied, then it follows that all of its children can be executed. Thus, if a region node has three different control-independent statements as immediate children, then these

could potentially be executed in parallel. Diagrammatically, rectangular nodes represent statements, diamond nodes predicates, and circular nodes are region nodes. Dashed edges represent control dependence, and solid edges represent data dependence. Loops in the PDG are represented by back edges in the control dependence subgraph. We show example code translated into a PDG in Figure 18.2.




```
begin: i = 1;
loop:  if i > 100 goto end;
       a = 2 * B[i];
       A[i] = a;
       i = i + 1;
       if a > 20 goto end;
       goto loop;
end:   return a;
```

Fig. 18.2 Some code translated into a PDG. Nodes associated with the evolution of the induction variable i are omitted.

Construction of the PDG is tackled in two steps from the CFG: construction of the control dependence subgraph and construction of the data dependence subgraph. The construction of the control dependence subgraph falls itself into two steps. First, control dependence between statements and predicate nodes is computed; then region nodes are added. A node w is said to be *control dependent on node u along CFG edge* (u, v) or simply *control dependent on edge* (u, v) if w post-dominates v and w does not *strictly* post-dominate u. Control dependencies between nodes is nothing else than post-dominance frontier, i.e. dominance frontier on the reverse CFG. A slight difference in its construction process is that the corresponding control dependence edges from u to w is labelled by the boolean value taken by the predicate computed in u when branching on edge (u, v). To compute the control dependence subgraph, the postdominator tree is constructed for the procedure. Then, the ENTRY node is added with one edge labelled true pointing to the CFG entry node, and another labelled false going to the CFG exit node. Then, let S consist of all edges (A, B) in the CFG such that B is not an ancestor of A in the postdominator tree. Each of these edges has an associated label true or false. Then, each edge in S is considered in turn. Given (A, B), the postdominator tree is traversed backwards

from B until we reach A's parent, marking all nodes visited (including B) as control dependent on A with the label of S.

Next, region nodes are added to the PDG. Each region node summarizes a set of control conditions and "groups" all nodes with the same set of control conditions together. Region nodes are also inserted so that predicate nodes will only have two successors. To begin with, an unpruned PDG is created by checking, for each node of the CFG, which control region it depends on. This is done by traversing the postdominator tree in postorder, and using a hash table to map sets of control dependencies to region nodes. For each node N visited in the postdominator tree, the hash table is checked for an existing region node with the same set CD of control dependencies. If none exists, a new region node R is created with these control dependencies and entered into the hash table. R is made to be the only control dependence predecessor of N. Next, the intersection INT of CD is computed for each immediate child of N in the postdominator tree. If $INT = CD$ then the corresponding dependencies are deleted from the child and replaced with a single dependence on the child's control predecessor. Then, a pass over the graph is made to make sure that each predicate node has a unique successor for each truth value. If more than one exists, the corresponding edges are replaced by a single edge to a freshly created region node that itself points to the successor nodes.

A statement B that is to be executed after a statement A in the original sequential ordering of the program depends on A in the following situations: (flow) B reads to a storage location that was lastly accessed by A through a write; (anti) B writes to a storage location previously accessed through a read by A; (output) A and B both have a write access to the same storage location. Side effects can also dictate the insertion of a dependence between A and B to force the sequential ordering of the final schedule. Memory accesses can not always be analyzed with enough precision. In the presence of a may-alias between two consecutive accesses, a conservative dependence is to be inserted also. Memory access locations often vary with the iterations of the enclosing loops. Dependence analysis can take advantage of some abstract representations of the access function such as when the memory address can be represented as an affine function of the induction variables. Not only this enables a refinement of the alias information, but also the dependence can be labelled with a distance vector as a function itself of the loop indices. As an example, a loop indexed by i, that would access array $A[i]$ twice, first as a write at iteration i, then as a read at iteration $2i + 1$, would lead to a flow dependence of distance $i + 1$.

The PDG can also be constructed during parsing. Sequential code can be derived from a PDG, but generating the *minimal size* CFG from a PDG turns out to be an NP-Complete problem. The PDG's structure has been exploited for generating code for vectorisation, and has also been used in order to perform accurate program slicing and testing.

18.4.1 Detecting parallelism with the PDG

The structure of the PDG allows for parallelism to be detected easily. On a regular CFG representation, a scheduler based on data dependencies will generally restrict its scope to hyper-blocks. In this context, code transformations such as loop unrolling or if-conversion (see Chapter ??) that effectively change control dependencies into data dependencies can expose instruction level parallelism. However, the PDG can *directly* be used to detect parallelism. As an example, any node of a CFG loop, that is not contained in an SCC of the PDG (consisting of *both* control and data dependencies) can be vectorized. In the example in Figure 18.2, since the statement `A[i]=a` in the loop do not form an SCC of the PDG, it can be vectorized provided array expansion of variable a. Because of the circuit involving the test on a, the statement `a=2*B[i]` cannot.

18.5 Gating functions and GSA

In SSA form, ϕ-functions are used to identify points where variable definitions converge. However, they cannot be directly *interpreted*, as they do not specify the condition which determines which of the variable definitions to choose. By this logic, we cannot directly interpret the SSA Graph. Being able to interpret our IR is a useful property as it gives the compiler writer more information when implementing optimizations, and also reduces the complexity of performing code generation. Gated Single Assignment form (GSA; sometimes called Gated SSA) is an extension of SSA with *gating functions*. These gating functions are directly interpretable versions of ϕ-nodes, and replace ϕ-nodes in the representation. We usually distinguish the three following forms of gating functions:

- The ϕ function explicitly represents the condition which determines which ϕ value to select. A ϕ function of the form $\phi(P, V_1, V_2)$ where P is a predicate, and V_1 and V_2 are the values to be selected if the predicate evaluates to true or false respectively. This can be read simply as *if-then-else*.
- The ϕ function is inserted at loop headers to select the initial and loop carried values. A ϕ function is of the form $\phi(V_{init}, V_{iter})$, where V_{init} is the initial input value for the loop, and V_{iter} is the iterative input. We replace ϕ-functions at loop headers with ϕ functions.
- The ϕ function determines the value of a variable when a loop terminates. An ϕ function is of the form $\phi(P, V_{final})$ where P is a predicate and V_{final} is the definition reaching beyond the loop.

It is easiest to understand these gating functions by means of an example. Figure 18.3 shows how our earlier code in Figure 18.2 translates into GSA form. Here, we can see the use of both ϕ and ϕ gating functions. At the header of our sample loop, the ϕ-function have been replaced by a ϕ function which determine between



Fig. 18.3 A graph representation of our sample code in GSA form.

the initial and iterative value of i. After the loop has finished executing, the nested ϕ functions selects the correct live-out version of a.

This example shows several interesting points. First, the semantic of both the ϕ and ϕ are strict in their gate: here a_1 or $\phi(q, a_2)$ are not evaluated before p is known [1]. Similarly, a ϕ function that results from the nested if-then-else code of Figure 18.4 would be itself nested as $a = \phi(p, \phi(q, a_2, a_3), a_1)$. Second, this representation of the program does not allow for an interpreter to decide whether an instruction with a side effect (such as $A[i_1] = a_2$ in our running example) has to be executed or not. Finally, computing the values of gates is highly related to the simplification of path expressions: in our running example a_2 should be selected when the path $\neg p$ followed by q (denoted $\neg p.q$) is taken while a_1 should be selected when the path p is taken; for our nested if-then-else example, a_1 should be selected either when the path $\neg p.r$ is taken or when the path $\neg p.\neg r$ is taken which simplifies to $\neg p$. Diverse approaches can be used to generate the correct nested ϕ or ϕ gating functions.

The more natural way uses a data flow analysis that, for each program points and each variable, computes its unique reaching definition and the associated set of reaching paths. This set of paths is abstracted using a *path expression*. If the code is not already under SSA, at a merge point of the CFG, if its predecessor basic blocks are reached by different variables, a ϕ-function is inserted. The gates of each operand is set to the path expression of its corresponding incoming edge. If a unique variable reaches all the predecessor basic blocks, the corresponding path expressions are merged. Of course, classical path compression technique can be used to minimize the number of visited edges. One can observe the similarities with the ϕ-function placement algorithm described in Section 4.5.

There also exists a relationship between the control dependencies and the gates: from a code already under strict and conventional SSA form, one can derive the

[1] As opposed to the ψ-function described in Chapter ?? that would use a syntax such as $a_3 = \phi((p \wedge \neg q)?a_1, (\neg p \wedge q)?a_2)$ instead.



Fig. 18.4 (a) A structured code; (b) the CDG (with region nodes ommited); (c) the DAG representation of the nested gated ϕ

gates of a ϕ function from the control dependencies of its operands. This relationship is illustrated by Figure 18.4 in the simple case of a structured code.

These gating functions are important as the concept will form components of the Value State Dependence Graph later. GSA has seen a number of uses in the literature including analysis and transformations based on data flow. With the diversity of applications (see chapters **??** and **??**), many variants of GSA have been proposed. Those variations concern the correct handling of loops in addition to the computation and representation of gates.

By using gating functions it becomes possible to construct IRs based solely on data dependencies. These IRs are sparse in nature compared to the CFG, making them good for analysis and transformation. This is also a more attractive proposition than generating and maintaining both a CFG and DFG, which can be complex and prone to human error. One approach has been to combine both of these into one representation, as is done in the PDG. Alternatively, we can utilize gating functions along with a data flow graph for an effective way of representing whole program information using data flow information.

18.5.1 Backwards symbolic analysis with GSA

GSA is useful for performing symbolic analysis. Traditionally, symbolic analysis is performed by forwards propagation of expressions through a program. However, complete forward substitution is expensive and can result in a large quantity of unused information and complicated expressions. Instead, *backwards*, demand-driven substitution can be performed using GSA which only substitutes *needed* information. Consider the following program:

If forwards substitution were to be used in order to determine whether the assertion is correct, then the symbolic value of J must be discovered, starting at the top of the program in statement R. Forward propagation through this program results in

```
R: JMAX = Expr
S: if(P) then J = JMAX - 1
         else J = JMAX
T: assert(J ≤ JMAX)
```

Fig. 18.5 A program on which to perform symbolic analysis.

statement T being *assert*((*if* P *then* Expr − 1 *else* Expr) ≤ Expr), thus the *assert* statement evaluates to true. In real, non-trivial programs, these expressions can get unnecessarily long and complicated.

Using GSA instead allows for backwards, demand-driven substitution. The program above has the following GSA form:

```
R: JMAX1 = Expr
S: if(P) then J1 = JMAX1 - 1
         else J2 = JMAX1
   J3 = φ(P,J1,J2)
T: assert(J3 ≤ JMAX1)
```

Fig. 18.6 Figure 18.5 in GSA form.

Using this backwards substitution technique, we start at statement T, and follow the SSA links of the variables from J_3. This allows for skipping of any intermediate statements that do not affect variables in T. Thus the substitution steps are:

```
J3 = φ(P,J1,J2)
   = φ(P,JMAX1 − 1,JMAX1)
```

Fig. 18.7 Substitution steps in backwards symbolic analysis.

The backwards substitution then stops because enough information has been found, avoiding the redundant substitution of $\texttt{JMAX}_1$ by Expr. In non-trivial programs this can greatly reduce the number of redundant substitutions, making symbolic analysis significantly cheaper.

18.6 Value State Dependence Graph

The gating functions defined in the previous section were used in the development of a sparse data flow graph IR called the Value State Dependence Graph (VSDG). The VSDG is a directed graph consisting of operation nodes, loop and merge nodes together with value and state dependency edges. Cycles are permitted but must sat-

isfy various restrictions. A VSDG represents a single procedure: this matches the classical CFG.

An example VSDG is shown in Figure 18.8. In (a) we have the original C source for a recursive factorial function. The corresponding VSDG (b) shows both value and state edges and a selection of nodes.

```
int fac(int n) {
    int result;
    if(n == 1)
       result = n;
    else
       result = n * fac(n - 1);
    return result;
}
```



(a) (b)

Fig. 18.8 A recursive factorial function, whose VSDG illustrates the key graph components—value dependency edges (solid lines), state dependency edges (dashed lines), a `const` node, a `call` node, a γ-node, a conditional node, and the function entry and exit nodes.

18.6.1 Definition of the VSDG

A VSDG is a labelled directed graph $G = (N, E_V, E_S, \ell, N_0, N_\infty)$ consisting of nodes N (with unique entry node N_0 and exit node N_∞), value dependency edges $E_V \subseteq N \times N$, state dependency edges $E_S \subseteq N \times N$. The labelling function ℓ associates each node with an operator.

The VSDG corresponds to a reducible program, e.g. there are no cycles in the VSDG except those mediated by θ (loop) nodes.

Value dependency (E_V) indicates the flow of values between nodes. State dependency (E_S) represents two things; the first is essential sequential dependency

required by the original program, e.g. a given `load` instruction may be required to follow a given `store` instruction without being re-ordered, and a `return` node in general must wait for an earlier loop to terminate even though there might be no value-dependency between the loop and the `return` node. The second purpose is that state dependency edges can be added incrementally until the VSDG corresponds to a unique CFG. Such state dependency edges are called *serializing* edges.

The VSDG is implicitly represented in SSA form: a given operator node, n, will have zero or more E_V-consumers using its value. Note that, in implementation terms, a single register can hold the produced value for consumption at all consumers; it is therefore useful to talk about the idea of an output *port* for n being allocated a specific register, r, to abbreviate the idea of r being used for each edge (n_1, n_2) where $n_2 \in succ(n_1)$.

18.6.2 Nodes

There are four main classes of VSDG nodes: value nodes (representing pure arithmetic), γ-nodes (conditionals), θ-nodes (loops), and state nodes (side-effects). The majority of nodes in a VSDG generate a value based on some computation (add, subtract, etc) applied to their dependent values (constant nodes, which have no dependent nodes, are a special case).

18.6.3 γ-Nodes

The γ-node is similar to the ϕ gating function in being dependent on a control predicate, rather than the control-independent nature of SSA ϕ-functions.

A γ-node $\gamma(C, T, F)$ evaluates the condition dependency C, and returns the value of T if C is true, otherwise F.

We generally treat γ-nodes as single-valued nodes (contrast θ-nodes, which are treated as tuples), with the effect that two separate γ-nodes with the same condition can be later combined into a tuple using a single test. Figure 18.9 illustrates two γ-nodes that can be combined in this way. Here, we use a pair of values (2-tuple) of values for the T and F ports. We also see how two syntactically different programs can map to the same structure in the VSDG.

18.6.4 θ-Nodes

The θ-node models the iterative behaviour of loops, modelling loop state with the notion of an *internal value* which may be updated on each iteration of the loop. It has five specific ports which represent dependencies at various stages of computation.

A θ-node $\theta(C, I, R, L, X)$ sets its internal value to initial value I then, while condition value C holds true, sets L to the current internal value and updates the internal value with the repeat value R. When C evaluates to false, computation ceases and the last internal value is returned through the X port.

A loop which updates k variables will have: a single condition port C, initial-value ports $I_1, \ldots, I_k$, loop iteration ports $L_1, \ldots, L_k$, loop return ports $R_1, \ldots, R_k$, and loop exit ports $X_1, \ldots, X_k$. The example in Figure 18.10 also shows a pair (2-tuple) of values being used for I, R, L, X, one for each loop-variant value.

The θ-node directly implements pre-test loops (`while`, `for`); post-test loops (`do...while`, `repeat...until`) are synthesised from a pre-test loop preceded by a duplicate of the loop body. At first this may seem to cause unnecessary duplication of code, but it has two important benefits: (*i*) it exposes the first loop body iteration to optimization in post-test loops (cf. loop-peeling), and (*ii*) it normalizes all loops to one loop structure, which both reduces the cost of optimization, and increases the likelihood of two schematically-dissimilar loops being isomorphic in the VSDG.

18.6.2 State Nodes

Loads and stores compute a value and state. The `call` node takes both the name of the function to call and a list of arguments, and returns a list of results; it is treated as a state node as the function body may read or update state.

We maintain the simplicity of the VSDG by imposing the restriction that *all* functions have *one* return node (the exit node N_∞), which returns at least one result (which will be a state value in the case of `void` functions). To ensure that function calls and definitions are able to be allocated registers easily, we suppose that the number of arguments to, and results from, a function is smaller than the number of physical registers—further arguments can be passed via a stack as usual.

```
a) if (P)
x = 2, y = 3;
else
x = 4, y = 5;

b) if (P) x = 2; else x = 4;
...
if (P) y = 3; else y = 5;
```



Fig. 18.9 Two different code schemes (a) & (b) map to the same γ-node structure.



Fig. 18.10 An example showing a `for` loop. Evaluating the **X** port triggers it to evaluate the **I** value (outputting the value on the **L** port). While **C** evaluates to true, it evaluates the **R** value (which in this case also uses the θ-node's **L** value). When **C** is false, it returns the final internal value through the **X** port. As `i` is not used after the loop there is is no dependency on the `i` port of **X**.

Note also that the VSDG neither forces loop invariant code into nor out-of loop bodies, but rather allows later phases to determine, by adding serializing edges, such placement of loop invariant nodes for later phases.

18.6.6 *Dead node elimination with the VSDG*

By representing a program as a VSDG, many optimisations become trivial. For example, consider dead node elimination (Figure 18.11). This combines both dead code elimination and unreachable code elimination. Dead code generates VSDG nodes for which there is no value or state dependency path from the `return` node, i.e., the result of the function does not in any way depend on the results of the dead nodes. Unreachable code generates VSDG nodes that are either dead, or become dead after some other optimisation. Thus, a *dead node* is a node that is not post-dominated by the exit node N_∞. To perform dead node elimination, only two passes are required over the VSDG resulting in linear runtime complexity: one pass to identify all of the live nodes, and a second pass to delete the unmarked (i.e., dead) nodes. It is safe because all nodes which are deleted are guaranteed never to be reachable from the `return` node.

```
Input: A VSDG G(N, E_V, E_S, N_∞) with zero or more dead nodes.
Output: A VSDG with no dead nodes.
Procedure DNE(G) {
1:    WalkAndMark(N_∞, G);
2:    DeleteMarked(G);
}
Procedure WalkAndMark(n, G) {
1:    if n is marked then finish;
2:    mark n;
3:    foreach (node m ∈ N ∧ (n, m) ∈ (E_V ∪ E_S)) do
4:       WalkAndMark(m);
}
Procedure DeleteMarked(G) {
1:    foreach (node n ∈ N) do
2:       if n is unmarked then delete(n);
}
```

Fig. 18.11 Dead node elimination on the VSDG.

18.7 Summary

A compiler's intermediate representation can be a graph, and many different graphs exist in the literature. We can represent the control flow of a program as a Control Flow Graph (CFG) [?], where straight-line instructions are contained within basic blocks and edges show where the flow of control may be transferred to once leaving that block. A CFG is traditionally used to convert a program to SSA form [?]. We can also represent programs as a type of Data Flow Graph (DFG) [?, ?], and SSA can be represented in this way as an SSA Graph [?]. An example was given that used the SSA Graph to detect a variety of induction variables in loops [?, ?]. It has also been used for performing instruction selection techniques [?, ?], operator strength reduction [?], rematerialization [?], and has been combined with an extended SSA language to aid compilation in a parallelizing compiler [?].

The Program Dependence Graph (PDG) as defined by Ferrante et al. [?] represents control and data dependencies in one graph. Their definition of control dependencies that turns out to be equivalent to post-dominance frontier lead to confusions at it uses a non standard definition of post-dominance. We choose to report the definition of Bilardi and Pingali [?]. Section ?? mentions possible abstractions to represent data dependencies for dynamically allocated objects. Among others, the book of Darte et al. [?] provides a good overview of such representations. The PDG has been used for program slicing [?], testing [?], and widely for parallelization [?, ?, ?, ?]. We showed an example of how the PDG directly exposes parallel code.

Gating functions can be used to create directly interpretable ϕ-functions. These are used in Gated Single Assignment Form. Alpern et al. [?] presented a precursor of GSA for structured code, to detect equality of variables. This chapter adopts their notations, i.e. a ϕ for a if-then-else construction, a ϕ for the entry of a loop, and a ϕ for its exit. The original usage of GSA was by Ballance et al. [?] as an intermediate

stage in the construction of the Program Dependence Web IR. Further GSA papers replaced ϕ by γ, ϕ by μ, and ϕ by η. Havlak [?] presented an algorithm for construction of a simpler version of GSA—Thinned GSA—which is constructed from a CFG in SSA form. The construction technique sketched in this chapter is developed in more details in [?]. GSA has been used for a number of analyses and transformations based on data flow. The example given of how to perform backwards demand-driven symbolic analysis using GSA have been borrowed from [?]. If conversion (see Chapter ??), converts control dependencies into data dependencies. To avoid the potential loss of information related to the lowering of ϕ-functions into conditional moves or select instructions, gating ψ-functions (see Chapter ??) can be used.

We then described the Value State Dependence Graph (VSDG) [?], which is an improvement on a previous, unmentioned graph, the Value Dependence Graph [?]. It uses the concept of gating functions, data dependencies and state to model a program. We gave an example of how to perform dead node elimination on the VSDG. Detailed semantics of the VSDG are available [?], as well as semantics of a related IR: the Gated Data Dependence Graph [?]. Further study has taken place on the problem of generating code from the VSDG [?, ?, ?], and it has also been used to perform a combined register allocation and code motion algorithm [?].