Chapter 1

if conversion —(C. Bruel)

Progress: 45%	Material gath	nering i	in p	rogres

TODO: compare speculation and predication dependence height TODO: example with branch probabilities and beneficibility TODO: running example on complex region TODO: ?

1 Overview/Motivations

In $\ref{eq:psi}$ ψ -SSA was described as a way to express a predicated form of SSA extension. Such representation is usually built from already predicated code, non SSA, originating from inlined assembly, peepholes, intrinsics functions or local transformations of control flow idioms.

If-conversion is a global process to remove conditional branches by transforming a control flow region into a single equivalent basic block, replacing conditional control flow execution by a sequence of conditional instructions.

Removing branches improves performance in several ways: by removing the misprediction penalty, the instruction fetch throughput is increased and the instruction cache miss penalty reduced. Enlarging the size of the basic blocks allows the static scheduler to schedule earlier long latencies operations and to improve the ILP by merging multiple flows of execution, with an optimized allocation of the different data paths.

Several algorithmic or design choices impact the effectiveness of if-conversion. As an optimization, the region to if-convert, e.g hyperblock, must be just large enough to have the largest scope of scheduling framework, but in the same time it must not over-commit the machine resources (registers, CPUs). On the contrary, although if-conversion removes branches, I also add some overhead (new instructions to merge predicates, register pressure for speculative conditional, bigger dependence height because of the presence of new data dependencies on the predicates). The newly formed basic block doesn't have a higher schedule estimation than the one that would have been taken if the code was not if-converted.

For this reason, existing approaches of if-conversion are either local using peepholes or intrinsics, or scoping larger but restricted regions such as loops hyperblocks. Such approaches require that the region is isolated from the rest of the control flow, for instance using tail duplication (cause for code bloat), and more important requires a complicated estimation of the future if-converted region. So many factor impact this (predicate computation, register pressure, dependence height) that the objective function needs to be very conservative. Traditionally if-conversion cover the following steps:

- Isolate the control flow region for which if-conversion is beneficial, using predictive heuristics. Using tail duplication to remove incoming edges. For example using the Hyperblock framework.
- Compute and assign a predicate to each basic block.
- Convert the instructions into predicated ones using the predicate computed from the basic block, and merge the basic blocks.
- Apply some predicate reduction mechanism to simplify predicate equations.
- Finally emit the newly predicate computations and the predicated code. If the ISA
 is not fully predicated, an additional pass is needed to conditionalize them using
 conditional moves only.

All those operations make the if-conversion process a complex optimization, forcing designers to be extremely conservative, as the objective functions must contain variables not known at the start of the transformation. (such as the complexity of the predicate equations) since moving multiple control paths together can easily exceed processors resources (leading to excessive register pressure) or move infrequently used expensive instruction (memory loads) into the critical path.

it would be nice but you did not compare to traditional non SSA technique (I do not care about

The SSA framework allows the decision functions to be accurate enough to avoid being too conservative and aggressively if-convert code, we will see in this chapter than an iterative bottom up process, on the SSA form can be more efficient, and more effective than the traditional top down techniques.

results, but discussing the advantages /disadvantages might be good 9in terms of efficiency as you claim here)

1.1 Architectural requirements

not defined

Conditional operations can be done thanks to different ways (predication, speculation, conditional moves and requires predicate computation and merge operation). The SSA framework described here supports a mix, or all of those ways. We suppose that the target architectures has a way to emit conditional execution of instruction. This is usually achieved in 3 different ways: In this chapter we use following notation for the simple x = p? a + b: 0 assignment.

fully predicated:	partially predicated:	select instruction:
p ? x = a + b	t = a + b	t = a + b
\overline{p} ? $x = 0$	p ? x = t	$x = select \ p \ ? \ t : 0$
	\overline{p} ? $x = 0$	

1.2 SSA if-conversion overview

Locally, we notice then if-conversion require two problems to be solved.

A renaming problem to avoid the multiple definitions of a different variables assignment merged into a single path.

 Minimize the number of instructions to be predicated. Only instruction that merge need to be conditionalized inside the predicate set that control the merge. Others can be safely speculated without the need of a special predicate reduction pass.

SSA [?] provides an efficient intermediate representation in which all false data dependencies have been removed, thus removing the need for register renaming needed when merging two definitions into one. Each assignment target (def) is assigned a unique register name. Registers are re-materialized at join nodes using ϕ operations. A procedure is in minimal SSA form if the number of ϕ instructions at join nodes is as small as possible. SSA-form representation gives the properties that a variable is assigned only once, and their merging point is exposed info ϕ operations solves those problems.

Once the operations to be conditionalized have be isolated. The framework still need to answer two other questions: As a global problem the region to if-convert must be defined, using objective functions and branch probabilities to avoid moving to the hot path less frequently used instruction. Since if-conversion also transforms control flow dependencies into data flow dependencies, register pressure can become significantly high. Such decision function must take into account operations created by the process itself, such as predicate merging or new copies.

Locally, for each basic block considered into the region, a predicate must be computed and assigned to the corresponding instructions. Finally predicated or speculative instructions must be emitted into the IR, and the SSA IR maintained. Note that basically, Since a SSA ϕ express the merging point of n definitions from n predecessors, we can safely say the definition points depends on their nearest condition under which they depend. Intuitively we already know that thanks to SSA the definition point is straightforward to find. Definitions not merging into a ϕ don't need to be conditionalized

This algorithm takes as input SSA form and produces either ψ -SSA if predicated instructions are available or pure SSA using select instructions to realized join points.

1.3 SSA representation of conditional instructions

 ψ -SSA expose the edge dependency from the basic block into which the definitionition of the ϕ argument is defined in the original CFG by a new data dependency. This dependency needs to be matemarialized into a *select* or ψ operation. Note that the *select* operation is a real instruction that don't need to be replaced by the out-of-ssa process. If the target architecture doesn't provide such instruction to switch between speculated instruction, it can be emulated using two conditional moves. One advantage to generate *select* instruction at this stage is that the program stays in full SSA form and make all the data dependencies explicit, and can be feed to all SSA optimizers.

Note that unlike ϕ arguments are executed simultaneously (they don't depend each other), ψ arguments are executed sequentially and ordered from their definition predicate set. This propriety is necessary because if-conversion replaces the "spacial" dependency from the CFG by a "temporal" dependency from the straight line predicated code.

```
SSA: SSA-speculative form: \psi-SSA form: if(p) x_1 = a + b p: x_1 = a + b p: x_1 = a + b p: x_2 = 0 x = selectp?x_1, x_2 x_2 = 0 x = \phi(x_1, x_2)
```

1.4 SSA operations on basic blocks

We first start to describe the local operations, that will be the basis, by iterative transformations for the region construction process.




Fig. 1. phi removal




Fig. 3. predicate merge

Fig. 4. phi augmentation

Fig. 2. phi reduction

1.5 Scope

The primary region candidate for if-converting is the extended <u>hammock</u> shape. This kind of region includes the traditional diamond (if-then-else). The hammocks are said

one loop edge

to be extended because they can include an arbitrary number of basic blocks and backedges are allowed, allowing a loop containing a set of branches to be converted into a single basic block without backedge coalescing.

The basic control structures that our analysis recognizes when is the Single Exit region formed from the minimal set of blocks between a branch point and a merge point. Those are minimal single entry single exit regions because at this point nested regions were already if-converted. We define it as the region between a conditional block and the first common immediate postdominator of the taken path block and the fall-thru block. Note that each path can contain zero or more basic blocks with incoming edges. Figure ?? shows example of control flow regions considered for inclusion in the if-converted region. As an optimization we allow two successive conditional blocks sharing one immediate post-dominator to be merged with logical operations after a normalization transformation. The normalization transformation ensures that conditional blocks sharing a same target can be merged by defining a wired *or*, or a wired *and* share the same branch characteristics using branch reordering, test inversion or *de - morgan* transformations.

branch merge

The join basic block in the region is not part of the if-converted region, it is only used later in the if-conversion process for the SSA ϕ transformations. In structural analysis vocabulary, the abstract node is formed by the if-converted region without the join node. Because, the join node is excluded from the if-converted region, while still part of the SSA process and iterated nested region formation, outer cyclic edges are allowed without the need for backeddge coalescing.

1.6 SSA maintenance

Consider a conditional branch depending on a predicate p and a region starting at BBhead. Let BBp be the set of single exit basic blocks $(BBi, ..., BB_n)$ that are on the taken path if p is true and BBq be the set of single exit basic blocks $(BBj, ..., BB_m)$ that are executed if p is false. The merge point of the if-converted region is at BBjoin. We distinct 4 types of basic SSA transformation that the framework uses and produces:

more general than fig 1?

 ϕ removal (figure 1) The join node of the considered region has two predecessors and ϕ instructions are of the form $r = \phi(r_1, r_2)$. After speculation of the definitions of r_1 and r_2 the instruction can be rewritten as $r = \psi(p?r_1, \overline{p}?r_2)$.

Proof. Once *BBp* and *BBq* have been promoted into *BBhead*, *BBjoin* has for only predecessor *BBhead* so it is not in its dominance frontier. The ϕ is not necessary and is removed.

 ϕ reduction (figure 2) The join node of the considered region has n predecessors that have ϕ instructions of the form $r = \phi(r_1, r_i, r_j, \dots, r_n)$. After merging, the ϕ s are rewritten $t = \psi(p?r_i, overlinep?r_j)$ and a new ϕ $r = \phi(r_1, t, \dots, r_{n-1})$ is created with one operand less. The ψ instruction is inserted after the speculated r_i and r_j definitions into BBhead.

 ϕ augmentation (figure 4) The objective is to remove incoming edges into the region. Consider a join node with n predecessors among which p is duplicated into q. The join node of the considered region have ϕ instructions of the form $r = \phi(r_1, p, r_i, r_j, \dots, r_{n-1})$. The instruction is rewritten $t = select(p, r_i, r_j)$ and $r = \phi(r_1, t, q, \dots, r_n)$.

Proof. The duplicated blocks are new dominators of BBjoin that define new defs. These blocks are new in the dominance frontier of BBjoin. SSA is maintained with new ϕ upgraded with the new reaching points. Since the algorithm works the control flow in post order mode, the dominator tree doesn't change, and it's possible to maintain the SSA locally to the inner region. By recurence the if-converted region can be in turn be optimized out if it's head belongs to the dominance frontier of an outer region.

Note that block duplication doesn't necessary implies more code size, since data flow dependencies are broken, noew oportunities for propagation or scalar optimisation arise. Here the local t appears temporary, since r2 can be propagated into the ϕ .

2 SSA promotion

To know the values that need to be conditionally written, we only need to look at the defining instructions of the ϕ instructions. By elimination, all temporaries that do not have a join point into the considered region are unconditionally speculated during the SSA transformations processes.

If-conversion converts control dependencies into data dependencies by computing a condition for the execution of each operation [?]. Using our SSA framework, only operands from ϕ operations are considered to be conditional. This is an important advantage over traditional if-conversion algorithms that marks all instructions in a conditional basic block as dependent on the predicate. When considering dependency on a predicate we just walk from the ϕ uses to their definition points. All instructions are unconditionally speculated, but only those that are used in ϕ merge points that SSA exposes the conditional merging of values and generation of conditional moves.

Our algorithm is applied iteratively on a control flow in SSA form until no more reductions are possible. The quality of the SSA taken as input does not affect the correctness of the algorithm: if the control flow is in pruned SSA, i.e two paths x->+z and y->+z converge at node z, then a ϕ node is inserted at z only if z is alive in or after z. if which case x and y are promoted and no *select* operation is generated. if the SSA is minimal, a *select* instruction would be generated and removed by dead code. Inserting dead code from minimal SSA only introduces noise in the local scheduling heuristics because of the false data dependencies.

The basic idea behind the SSA transformations is to replace ϕ operations by predicated instructions merging into a ψ or speculated instructions merging into a *select*

what about instructions with border's effects?

equivalent instructions, while maintaining the SSA properties. In figure ?? the conditional assignment uses a new temporary r4. Since the basic block containing the ϕ now has two incoming edges, a new ϕ is created to replace the former within the newly locally maintained SSA region.

The *select* generation being done after instruction selection, the if-conversion framework can take opportunities for local optimizations such as conditional constant propagation like the r2 = 2 assignment in figure ?? if it can be absorbed by the *select* instruction. Doing such optimizations locally enables the heuristics to be more precise in the formation of candidate if converted new regions.

Partial redefinition ψ operation exposes new control flow dependencies to the data flow, by expressing the merge of two definitions. Note that the order of the partial definition is important, so a definition partially redefines the preceding ones. We use this propriety to speculate the first definitions, so it becomes speculated instead of disjoint. This local optimisation allow to remove a predicate dependency but also creates a new partial dependency (predicates are not disjoint). Removing a predicate dependency is usually best because it allows to schedule the predicate computation earlier.

```
p? x_1 = a + b
\overline{p}? x_2 = c
x = \psi(p? x_1, \overline{p}? x_2)
x_1 = a + b
\overline{p}? x_2 = c
x = \psi(T? x_1, \overline{p}? x_2)
```

Fig. 5. disjoint predicates

Fig. 6. optimized order predicates

increase dep length ?

bof

T represents the True predicate. This optimization is usefull to save one predicate register and to reduce the dependence height between a predicate definition in its use. The ψ definition is defined on the T predicate set, therefore it is speculable, as shown here:

 ψ speculation properties Since the algorithm process the regions from inner to outer, conditional operations will be in turn speculated or reconditionalized with a new condition. We define here ψ operand promotion rules.

Consider the code 7 containing a subregion already processed

Note the value produced in (4) is not defined for $p\&\bar{c}$ and $overlinep\&\bar{c}$. Gladly all operations in defines $d_2the\bar{c}$.

 ψ predication properties If the instructions are not speculable, then they must be predicated: The c condition must be merged with all conditions under which the phi operands are used. here d1 uses !p, so the psi can be rewritten as

We can see with this example that the decision to speculate or predicate can be done at the level of each joining definition, allowing a mix of them in the final program. The advantage to speculation over predication is a reduced dependency length. The

disadvantage of speculation is that it increases register pressure untill the merge point, and put long latencies operation on the critical path.

```
if(c)
  x_1 = a + b
 \overline{p} ? x_2 = c
                                                                                              p_1 = \overline{p} \& c
 x=\psi(T~?~x_1,\overline{p}~?~x_2)
                                              x_1 = a + b
                                                                                              c ? x_1 = a + b
                                              \overline{p} ? x_2 = c
 d_1 = use(x)
                                                                                              p_1 ? x_2 = c
                                              x = \psi(T ? x_1, \overline{p} ? x_2)
                                                                                              x = \psi(c ? x_1, p_1 ? x_2)
                                               d_1 = use(x)
                                                                                              d_1 = use(x)
else
                                               \bar{c} ? d_2 = 3
                                                                                              \bar{c} ? d_2 = 3
 d_2 = 3
d = \phi(d_1, d_2)
                                               d = \psi(T ? d_1, \overline{c} ? d_2)
                                                                                              d = \psi(T ? d_1, \overline{c} ? d_2)
```

Fig. 7. nested if

Fig. 8. speculated nested if Fig. 9. predicated nested if

fig 3 or more general?

Predicate merging During the regions formation, subregions containing a block that is reached from two conditions can be optimized by merging predicates. A new predicate is computed using a logical operation on both basic blocks' predicates after a normalization pass. Simple logical operations are usually caught as a peephole or during the instruction selection mechanism, but making it part of the if-conversion process allows it to handle more complex regions because our predicate merging algorithm is not limited to basic blocks that only define predicates, making instructions depending of predicates merge part of the generic SSA speculation framework. However, this transformation is very sensitive to biased branches since each conditional operation now depends on two predicates instead of one that cannot be scheduled together because of the computation of the logical operation making it more difficult to compensate for the branch removal. In order to avoid artificially increased dependence height we exclude from this promotion predicates that depend on long latency operations. Because of new data dependencies introduced by the new computed predicate the performance contribution of this transformation mainly comes from the branch removal (two conditional branches and two direct branches are removed from a if-converted region whose predicates have been merged) rather than local ILP. Predicate promotion and merge is more effective in loop nest regions where more optimizations may extract ILP from it, for example modulo scheduling can extract ILP from such if-converted body by overlapping different iterations.

fallthrough

this is true for if-conversion in general

Block duplication Block duplication is used to remove side edges and to remove the constraints on control dependencies that enable the algorithm to find a set of basic blocks to if-convert. Unless applied carefully we were afraid that block duplication could be the cause of code bloating without a performance counterpart. However experience has shown that when applied earefully it can be the source of very efficient if-conversion. Consider for example in the figure 10. Since we are if-converting from the

inner most regions, the algorithm first considers the region BB3,BB4,BB5,BB6,BB7, and discards the edge coming from BB2 by duplicating BB6 into BB8. The ϕ becomes a move in the duplicated block with a renamed definition. The new ϕ operands are updated from the new edge. Note that in the implementation the block does not need to be created since it will be next promoted into BB3. We have two nested hammocks and the process can restart. The dependency that we removed in the control flow is now expressed as a data dependency between the two *select* instructions.

The algorithm to perform SSA block duplication is decomposed into three steps:

- Extract the ϕ s 's def to be conditionalized from the duplicated block creating a *move* instruction and a new reduced ϕ (or two *move* instructions if the duplicated block had only two incoming edges).
- Then the ϕ s in the tail basic block are augmented with the new def created by the new repair instruction. If the ϕ was live-out after the tail block a move must be inserted to avoid propagating renaming outside of the region considered.
- The last step consists of renaming the new definitions to keep the region into SSA.




Fig. 10. Side entry removal using block duplication

to be synchronized with Seb Hack . Interesting case for SSA maintain .

Note that SSA maintain can easily be automated. You should refer to seb 's chapter. All you need is to generate a correct non SSA code and provide to the repairing algorithm the set of variables that are not anymore under SSA.

3 Hyperblock Region contruction

These operation are performed iterativelly on post order, consequently one of the propriety of the algorithms is that psi can be predicated. A Partial out of SSA can be iteratively performed on those regions by removing the ϕ s and maintening a correct SSA internal representation. The algorithm takes SSA as input and produces SSA if a select instruction is available or ψ -SSA if predicated instructions are available.


Running example Consider the control flow transformations for the *wc* program (figure 11). (The formation of conditional instructions will be detailed in the next section). The postorder list of the basic nested regions is *BB11*, *BB17*, *BB16*, *BB14*, *BB10*, *BB9*, *BB6*, *BB2* (The start of the nested regions are represented by the circle nodes). First, for BB11, BB12 is promoted and BB2 becomes a fall-thru of BB11. For the region starting at BB17, BB19 cannot be promoted because of the side entry coming from BB15. BB16 is the start of a logical region from the two predicates BB16 BB17. A new predicate is computed from the one defined in BB17 and the one defined in BB16.


is promoted and the registers alive in BB19 are conditionalized with the new predicate. The process continues on BB16. BB19 is duplicated to remove the side edge. BB14 is the head of the newly created region where BB15, BB16 and BB17 can be promoted. From BB9 a logif predicate is computed with the one in BB10. Instructions in BB14 are conditionalized on this new predicate and BB10 promoted, forming a new hammock at BB9 with BB14 and BB11 that can be promoted. The last candidate, BB2 is the start of a region that cannot be promoted, because of the call into BB3. the region is if-converted, leaving a single back-edge, removing 7 branches inside the body loop.

This is a good if conversion example because the original control flow is complex enough to stress the algorithm. In a loop region, if-conversion is critical to extract required performance. It is also a good balance between memory operations and register operations. (Another reason is that this example is very popular in the if-conversion literature). After our transformations, the static we loop schedule is 23 cycles instead of 31 cycles. The last basic blocks *BB*2, 3, 4, 5 could not be if-converted because of the presence of a call instruction.

This citation is to make chapters without citations build without error. Please ignore it: [?].

References





before if-conversion 31 cycles

Fig. 11. wc.c control flow