











**DRV8303** 



SLOS846C - SEPTEMBER 2013-REVISED DECEMBER 2016

# **DRV8303 Three-Phase Gate Driver With Dual-Current Shunt Amplifiers**

#### Features

- 6-V to 60-V Operating Supply Voltage Range
- 1.7-A Source and 2.3-A Sink Gate Drive Current Capability
- Slew Rate Control for EMI Reduction
- Bootstrap Gate Driver With 100% Duty Cycle Support
- 6 or 3 PWM Input Modes
- **Dual Integrated Current-Shunt Amplifiers With** Adjustable Gain and Offset
- 3.3-V and 5-V Interface Support
- Serial Peripheral Interface (SPI)
- Protection Features:
  - Programmable Dead Time Control (DTC)
  - Programmable Overcurrent Protection (OCP)
  - PVDD and GVDD Undervoltage Lockout (UVLO)
  - GVDD Overvoltage Lockout (OVLO)
  - Overtemperature Warning/Shutdown (OTW/OTS)
  - Reported through nFAULT, nOCTW, and SPI Registers

## 2 Applications

- 3-Phase BLDC and PMSM Motors
- **CPAP** and Pump
- E-Bikes
- **Power Tools**
- Robotics and RC Toys
- Industrial Automation

## 3 Description

The DRV8303 is a gate driver IC for three-phase motor-drive applications. The device provides three half bridge drivers, each capable of driving two Nchannel MOSFETs. The device supports up to 1.7-A source and 2.3-A peak current capability. The DRV8303 can operate off of a single power supply with a wide range from 6-V to 60-V. It uses a bootstrap gate-driver architecture with trickle charge circuitry to support 100% duty cycle. The DRV8303 uses automatic hand shaking when the high-side or low-side MOSFET is switching to prevent current shoot through. Integrated VDS sensing of the highside and low-side MOSFETs is used to protect the external power stage against overcurrent conditions.

The DRV8303 includes two current-shunt amplifiers for accurate current measurement. The amplifiers support bi-directional current sensing and provide and adjustable output offset up to 3 V.


The serial peripheral interface (SPI) provides detailed fault reporting and flexible parameter settings such as gain options for the current-shunt amplifiers and slewrate control of the gate drivers.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DRV8303	TSSOP (48)	12.50 mm × 6.10 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Simplified Schematic**





# **Table of Contents**

1	Features 1		7.4 Device Functional Modes	. 17
2	Applications 1		7.5 Programming	. 19
3	Description 1		7.6 Register Maps	. 20
4	Revision History2	8	Application and Implementation	. 22
5	Pin Configuration and Functions3		8.1 Application Information	. 22
6			8.2 Typical Application	. 23
0	Specifications         5           6.1 Absolute Maximum Ratings         5	9	Power Supply Recommendations	
	6.2 ESD Ratings		9.1 Bulk Capacitance	. 26
	6.3 Recommended Operating Conditions	10	Layout	27
	6.4 Thermal Information		10.1 Layout Guidelines	. 27
	6.5 Electrical Characteristics 6		10.2 Layout Example	. 28
	6.6 Current Shunt Amplifier Characteristics	11	Device and Documentation Support	. 29
	6.7 SPI Characteristics (Slave Mode Only)		11.1 Documentation Support	. 29
	6.8 Gate Timing and Protection Switching		11.2 Receiving Notification of Documentation Updates	s 29
	Characteristics9		11.3 Community Resources	. 29
	6.9 Typical Characteristics		11.4 Trademarks	. 29
7	Detailed Description11		11.5 Electrostatic Discharge Caution	. 29
	7.1 Overview		11.6 Glossary	. 29
	7.2 Functional Block Diagram 12	12	Mechanical, Packaging, and Orderable	
	7.3 Feature Description		Information	. 29

# 4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision B (November 2015) to Revision C	Page
•	Added the maximum voltage difference and maximum voltage parameters for the BST_X, GH_X, SL_X, and SH_X pins in the <i>Absolute Maximum Ratings</i> table	5
<u>.</u>	Added the Documentation support and Receiving Notification of Documentation Updates sections	29
C	hanges from Revision A (October 2013) to Revision B	Page
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Updated title	1
•	V <sub>PVDD</sub> absolute max voltage rating reduced from 70 V to 65 V	5
•	Clarification made on how the OCP status bits report in Overcurrent Protection (OCP) and Reporting	15
•	Update to PVDD undervoltage protection in <i>Undervoltage Protection (UVLO</i> ) describing specific transient brownout issue.	16
•	Update to EN_GATE pin functional description in EN_GATE clarifying proper EN_GATE reset pulse lengths	17
•	Added gate driver power-up sequencing errata	22



# 5 Pin Configuration and Functions

#### DCA Package 48-Pin TSSOP Pad Down Top View



#### **Pin Functions**

	PIN		PIN I/O		DESCRIPTION	
NO.	NAME	"0	DESCRIPTION			
1	nOCTW	0	Overcurrent and overtemperature warning indicator. This output is open drain with external pullup resistor required. Programmable output mode through SPI registers.			
2	nFAULT	0	Fault report indicator. This output is open drain with external pullup resistor required.			
3	DTC	I	Dead-time adjustment with external resistor to GND			
4	nSCS	I	SPI chip select			
5	SDI	I	SPI input			
6	SDO	0	SPI output			
7	SCLK	I	SPI clock signal			
8	DC_CAL	1	When DC_CAL is high, device shorts inputs of shunt amplifiers and disconnects loads. DC offset calibration can be done through external microcontroller.			
9	GVDD	Р	Internal gate driver voltage regulator. GVDD cap should connect to GND			
10	CP1	Р	Charge pump pin 1, ceramic cap should be used between CP1 and CP2			
11	CP2	Р	Charge pump pin 2, ceramic cap should be used between CP1 and CP2			
12	EN_GATE	I	Enable gate driver and current shunt amplifiers.			
13	INH_A	I	PWM Input signal (high side), half-bridge A			
14	INL_A	I	PWM Input signal (low side), half-bridge A			
15	INH_B	I	PWM Input signal (high side), half-bridge B			
16	INL_B	I	PWM Input signal (low side), half-bridge B			
17	INH_C	I	PWM Input signal (high side), half-bridge C			
18	INL_C	I	PWM Input signal (low side), half-bridge C			



# Pin Functions (continued)

	PIN			
NO.	NAME	I/O	DESCRIPTION	
19	DVDD	Р	Internal 3.3-V supply voltage. DVDD cap should connect to AGND. This is an output, but not specified to drive external circuitry.	
20	REF	I	Reference voltage to set output of shunt amplifiers with a bias voltage which equals to half of the voltage set on this pin. Connect to ADC reference in microcontroller.	
21	SO1	0	Output of current amplifier 1	
22	SO2	0	Output of current amplifier 2	
23	AVDD	Р	Internal 6-V supply voltage, AVDD capacitor should always be installed and connected to AGND. This is an output, but not specified to drive external circuitry.	
24	AGND	Р	Analog ground pin	
25	PVDD	Р	Power supply pin for gate driver, current shunt amplifier, and SPI communication. PVDD cap should connect to GND	
26	SP2	I	Input of current amplifier 2 (connecting to positive input of amplifier). Recommend to connect to ground side of the sense resistor for the best common mode rejection.	
27	SN2	I	Input of current amplifier 2 (connecting to negative input of amplifier).	
28	SP1	I	Input of current amplifier 1 (connecting to positive input of amplifier). Recommend to connect to ground side of the sense resistor for the best common mode rejection.	
29	SN1	I	Input of current amplifier 1 (connecting to negative input of amplifier).	
30	SL_C	I	Low-Side MOSFET source connection, half-bridge C. Low-side $V_{DS}$ measured between this pin and SH_C.	
31	GL_C	0	Sate drive output for Low-Side MOSFET, half-bridge C	
32	SH_C	I	High-Side MOSFET source connection, half-bridge C. High-side V <sub>DS</sub> measured between this pin and PVDD.	
33	GH_C	0	Gate drive output for High-Side MOSFET, half-bridge C	
34	BST_C	Р	Bootstrap capacitor pin for half-bridge C	
35	SL_B	I	Low-Side MOSFET source connection, half-bridge B. Low-side $V_{DS}$ measured between this pin and SH_B.	
36	GL_B	0	Gate drive output for Low-Side MOSFET, half-bridge B	
37	SH_B	I	High-Side MOSFET source connection, half-bridge B. High-side V <sub>DS</sub> measured between this pin and PVDD.	
38	GH_B	0	Gate drive output for High-Side MOSFET, half-bridge B	
39	BST_B	Р	Bootstrap cap pin for half-bridge B	
40	SL_A	I	Low-Side MOSFET source connection, half-bridge A. Low-side $V_{DS}$ measured between this pin and SH_A.	
41	GL_A	0	Gate drive output for Low-Side MOSFET, half-bridge A	
42	SH_A	I	High-Side MOSFET source connection, half-bridge A. High-side V <sub>DS</sub> measured between this pin and PVDD.	
43	GH_A	0	Gate drive output for High-Side MOSFET, half-bridge A	
44	BST_A	Р	Bootstrap capacitor pin for half-bridge A	
45	VDD_SPI	I	SPI supply pin to support 3.3V or 5V logic. Connect to either 3.3V or 5V.	
469				
47	GND		GND pin. The exposed power pad must be electrically connected to ground plane through soldering to	
48		0	PCB for proper operation and connected to bottom side of PCB through vias for better thermal	
49	GND (PWR_PAD)		spreading.	



## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		·	MIN	MAX	UNIT
	Supply voltage	Relative to PGND	-0.3	65	V
$V_{PVDD}$	Maximum supply-voltage ramp rate	Voltage rising up to PVDD <sub>MAX</sub>		1	V/µs
$V_{PGND}$	Maximum voltage between PGND and	GND	-0.3	0.3	V
V <sub>OPA_IN</sub>	Voltage for SPx and SNx pins		-0.6	0.6	V
V <sub>LOGIC</sub>	Input voltage for logic and digital pins ( EN_GATE, SCLK, SDI, SCS, DC_CAL	INH_A, INL_A, INH_B, INL_B, INH_C, INL_C, )	-0.3	7	V
$V_{GVDD}$	Maximum voltage for GVDD pin			13.2	V
V <sub>AVDD</sub>	Maximum voltage for AVDD pin			8	V
$V_{DVDD}$	Maximum voltage for DVDD pin			3.6	V
V <sub>VDD_SPI</sub>	Maximum voltage for VDD_SPI pin			7	V
V <sub>SDO</sub>	Maximum voltage for SDO pin			V <sub>DD_SPI</sub> +0.3	V
V <sub>REF</sub>	Maximum reference voltage for current	amplifier		7	V
V <sub>BST_MAX</sub>	Maximum voltage for BST_X Pin		-0.3	80	V
V <sub>BST_DIFF</sub>	Maximum voltage difference for (BST_X	X-SH_X) and (BST_X-GH_X)	-0.3	14.5	V
$V_{GH\_MAX}$	Maximum voltage for GH_X pin		-0.3	80	V
$V_{GH\_DIF}$	Maximum voltage difference for (GH_X	(-SH_X)	-0.3	14.5	V
V <sub>GL_MAX</sub>	Maximum voltage for GL_X pin		-0.3	13.2	V
V <sub>GL_DIF</sub>	Maximum voltage difference for (GL_X	-SL_X)	-0.3	13.2	V
V <sub>SH_MAX</sub>	Maximum voltage for SH_X pin		-2	PVDD + 2	V
$V_{SL\_MAX}$	Maximum voltage for SL_X pin		-0.6	0.6	V
I <sub>IN_MAX</sub>	Maximum current for all digital and ana INH_C, INL_C, SCLK, SCS, SDI, EN_C	olog inputs (INH_A, INL_A, INH_B, INL_B, GATE, DC_CAL, DTC)	-1	1	mA
I <sub>SINK_MAX</sub>	Maximum sinking current for open-drain	n pins (nFAULT and nOCTW pins)		7	mA
I <sub>REF</sub>	Maximum current for REF pin		100		μΑ
T <sub>stg</sub>	Storage temperature		<b>-</b> 55	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings

			VALUE	UNIT
\/	Clastrostatia disabaras	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	\/
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted).

			MIN	NOM MAX	UNIT
$V_{PVDD}$	DC supply voltage PVDD for normal operation	Relative to PGND	6	60	V
I <sub>DIN_EN</sub>	Input current of digital pins when EN_GATE is hig	h		100	μΑ
I <sub>DIN_DIS</sub>	Input current of digital pins when EN_GATE is low	1		1	μΑ
C <sub>O_OPA</sub>	Maximum output capacitance on outputs of shunt	amplifier		20	pF
$R_{DTC}$	Dead time control resistor. Time range is 50 ns (– approximation.	GND) to 500 ns (150 k $\Omega$ ) with a linear	0	150	kΩ
I <sub>FAULT</sub>	nFAULT pin sink current. Open drain	V = 0.4 V		2	mA
$I_{\text{OCTW}}$	nOCTW pin sink current. Open drain	V = 0.4 V		2	mA
$V_{REF}$	External voltage reference voltage for current shull	nt amplifiers	2	6	V
f <sub>gate</sub>	Operating switching frequency of gate driver	Q <sub>g(TOT)</sub> = 25 nC or total 30-mA gate drive average current		200	kHz
I <sub>gate</sub>	Total average gate drive current			30	mA
T <sub>A</sub>	Ambient temperature		-40	125	°C

## 6.4 Thermal Information

		DRV8303	
	THERMAL METRIC <sup>(1)</sup>	DCA (TSSOP)	UNIT
		48 PINS	-
$R_{\theta JA}$	Junction-to-ambient thermal resistance	30.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	33.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	17.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	7.2	°C/W
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	0.9	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 6.5 Electrical Characteristics

PVDD = 6 V to 60 V, T<sub>C</sub> = 25°C, unless specified under test condition

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT PINS:	INH_X, INL_X, SCS, SDI, SCLK, EN_GATE, DC_	CAL				
V <sub>IH</sub>	High input threshold		2			V
V <sub>IL</sub>	Low input threshold				0.8	V
RPULL_DOW	VN – INTERNAL PULLDOWN RESISTOR FOR GA	ATE DRIVER INPUTS				
R <sub>EN_GATE</sub>	Internal pulldown resistor for EN_GATE			100		kΩ
R <sub>INH_X</sub>	Internal pulldown resistor for high side PWMs (INH_A, INH_B, and INH_C)	EN_GATE high		100		kΩ
R <sub>INH_X</sub>	Internal pulldown resistor for low side PWMs (INL_A, INL_B, and INL_C)	EN_GATE high		100		kΩ
R <sub>SCS</sub>	Internal pulldown resistor for nSCS	EN_GATE high		100		$\mathbf{k}\Omega$
R <sub>SDI</sub>	Internal pulldown resistor for SDI	EN_GATE high		100		kΩ
R <sub>DC_CAL</sub>	Internal pulldown resistor for DC_CAL	EN_GATE high		100		$\mathbf{k}\Omega$
R <sub>SCLK</sub>	Internal pulldown resistor for SCLK	EN_GATE high		100		$k\Omega$
OUTPUT PIN	S: nFAULT AND nOCTW				•	
V <sub>OL</sub>	Low-output threshold	I <sub>O</sub> = 2 mA			0.4	V
V <sub>OH</sub>	High-output threshold	External 47-k $\Omega$ pullup resistor connected to 3-5.5 V	2.4			٧



# **Electrical Characteristics (continued)**

PVDD = 6 V to 60 V, T<sub>C</sub> = 25°C, unless specified under test condition

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>OH</sub>	Leakage current on open drain pins when logic high (nFAULT and nOCTW)				1	μΑ
GATE DRIVE	OUTPUT: GH_A, GH_B, GH_C, GL_A, GL_B, G					
V <sub>GX NORM</sub>	Gate driver Vgs voltage	PVDD = 8V to 60 V, $I_{gate}$ = 30 mA, $C_{CP}$ = 22 nF	9.5		11.5	V
*GX_NORM	Sale and vge volage	PVDD = 8 V to 60 V, $I_{gate}$ = 30 mA, $C_{CP}$ = 220 nF	9.5		11.5	•
N/	Oaka dii wa Marwalka wa	PVDD = 6 V to 8 V, $I_{gate}$ = 15 mA, $C_{CP}$ = 22 nF	8.8			.,
$V_{GX\_MIN}$	Gate driver Vgs voltage	PVDD = 6 V to 8 V, $I_{gate}$ = 30 mA, $C_{CP}$ = 220 nF	8.3			V
I <sub>oso1</sub>	Maximum source current setting 1, peak	Vgs of FET equals to 2 V. REG 0x02		1.7		Α
I <sub>osi1</sub>	Maximum sink current setting 1, peak	Vgs of FET equals to 8 V. REG 0x02		2.3		Α
I <sub>oso2</sub>	Source current setting 2, peak	Vgs of FET equals to 2 V. REG 0x02		0.7		Α
I <sub>osi2</sub>	Sink current setting 2, peak	Vgs of FET equals to 8 V. REG 0x02		1		Α
I <sub>oso3</sub>	Source current setting 3, peak	Vgs of FET equals to 2 V. REG 0x02		0.25		Α
I <sub>osi3</sub>	Sink current setting 3, peak	Vgs of FET equals to 8 V. REG 0x02		0.5		Α
R <sub>gate_off</sub>	Gate output impedance during standby mode when EN_GATE low (pins GH_x, GL_x)		1.6		2.4	kΩ
SUPPLY CURI	<del>-</del> :					
I <sub>PVDD</sub> STB	PVDD supply current, standby	EN GATE is low. PVDD = 8 V		20	50	μA
I <sub>PVDD_OP</sub>	PVDD supply current, operating	EN_GATE is high, no load on gate drive output, switching at 10 kHz, 100-nC gate charge		15		mA
I <sub>PVDD HIZ</sub>	PVDD supply current, Hi-Z	EN_GATE is high, gate not switching	2	5	10	mA
INTERNAL RE	GULATOR VOLTAGE					
		PVDD = 8 V to 60 V	6	6.5	7	
$A_{VDD}$	AVDD voltage	PVDD = 6 V to 8 V	5.5		6	V
D <sub>VDD</sub>	DVDD voltage		3	3.3	3.6	V
VOLTAGE PRO	OTECTION					
V <sub>PVDD UV</sub>	Undervoltage protection limit, PVDD				6	V
V <sub>GVDD_UV</sub>	Undervoltage protection limit, GVDD				7.5	V
V <sub>GVDD OV</sub>	Overvoltage protection limit, GVDD			16		V
<del>-</del>	OTECTION, (VDS SENSING)					
		PVDD = 8 V to 60 V	0.125		2.4	
$V_{DS\_OC}$	Drain-source voltage protection limit	PVDD = 6 V to 8 V <sup>(1)</sup>	0.125		1.491	V
T <sub>OC</sub>	OC sensing response time		020	1.5		μs
T <sub>OC_PULSE</sub>	nOCTW pin reporting pulse stretch length for OC event			64		μs
TEMPERATUR	RE PROTECTION					
OTW_CLR	Junction temperature for resetting over temperature warning			115		°C
OTW_SET/ OTSD_CLR	Junction temperature for over temperature warning and resetting over temperature shut down			130		°C
OTSD_SET	Junction temperature for over temperature shut down		150			°C

 $<sup>(1) \</sup>quad \text{Reduced $A_{VDD}$ voltage range results in limitations on settings for overcurrent protection. See {\columnwidth} {$ 



# 6.6 Current Shunt Amplifier Characteristics

Over operating free-air temperature range.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
G1	Gain option 1	Tc = -40°C to 125°C	9.5	10	10.5	V/V
G2	Gain option 2	Tc = -40°C to 125°C	18	20	21	V/V
G3	Gain Option 3	Tc = -40°C to 125°C	38	40	42	V/V
G4	Gain Option 4	Tc = -40°C to 125°C	75	80	85	V/V
Tsettling	Settling time to 1%	Tc = 0 to 60°C, G = 10, Vstep = 2 V		300		ns
Tsettling	Settling time to 1%	Tc = 0 to 60°C, G = 20, Vstep = 2 V		600		ns
Tsettling	Settling time to 1%	Tc = 0 to 60°C, G = 40, Vstep = 2 V		1.2		μs
Tsettling	Settling time to 1%	Tc = 0 to 60°C, G = 80, Vstep = 2 V		2.4		μs
Vswing	Output swing linear range		0.3		5.7	V
	Slew Rate	G = 10		10		V/µs
DC_offset	Offset error RTI	G = 10 with input shorted			4	mV
Drift_offset	Offset drift RTI			10		μV/C
Ibias	Input bias current				100	μA
Vin_com	Common input mode range		-0.15		0.15	V
Vin_dif	Differential input range		-0.3		0.3	V
Vo_bias	Output bias	With zero input current, V <sub>REF</sub> up to 6 V	-0.5%	0.5×Vref	0.5%	V
CMRR_OV	Overall CMRR with gain resistor mismatch	CMRR at DC, gain = 10	70	85		dB

# 6.7 SPI Characteristics (Slave Mode Only)

			MIN	NOM	MAX	UNIT
t <sub>SPI_READY</sub>	SPI ready after EN_GATE transitions to HIGH	PVDD > 6 V		5	10	ms
t <sub>CLK</sub>	Minimum SPI clock period		100			ns
t <sub>CLKH</sub>	Clock high time	See Figure 1	40			ns
t <sub>CLKL</sub>	Clock low time	See Figure 1	40			ns
t <sub>SU_SDI</sub>	SDI input data setup time		20			ns
t <sub>HD_SDI</sub>	SDI input data hold time		30			ns
t <sub>D_SDO</sub>	SDO output data delay time, CLK high to SDO valid	C <sub>L</sub> = 20 pF			20	ns
t <sub>HD_SDO</sub>	SDO output data hold time	See Figure 1	40			ns
t <sub>su_scs</sub>	SCS setup time	See Figure 1	50			ns
t <sub>HD_SCS</sub>	SCS hold time		50			ns
t <sub>HI_SCS</sub>	SCS minimum high time before SCS active low		40			ns
t <sub>ACC</sub>	SCS access time, SCS low to SDO out of high impedance			10		ns
t <sub>DIS</sub>	SCS disable time, SCS high to SDO high impedance			10		ns



## 6.8 Gate Timing and Protection Switching Characteristics

ming unit i rottootion ouritoining					
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
T PINS					
Positive input falling to GH_x falling	C <sub>L</sub> = 1 nF, 50% to 50%		45		ns
Positive input rising to GL_x falling	C <sub>L</sub> = 1 nF, 50% to 50%		45		ns
Minimum dead time after hand shaking (1)				50	ns
Dead time	With R <sub>DTC</sub> set to different values	50		500	ns
Rise time, gate drive output	C <sub>L</sub> = 1 nF, 10% to 90%		25		ns
Fall time, gate drive output	C <sub>L</sub> = 1 nF, 90% to 10%		25		ns
Minimum on pulse	Not including handshake communication. Hi-Z to on state, output of gate driver			50	ns
Propagation delay matching between high side and low side				5	ns
Deadtime matching				5	ns
CTION AND CONTROL					
Start-up time, from EN_GATE active high to device ready for normal operation	PVDD is up before start up, all charge pump caps and regulator capacitors as in the Recommended Operating Conditions		5	10	ms
If EN_GATE goes from high to low and back to high state within quick reset time, it will only reset all faults and gate driver without powering down charge pump, current amp, and related internal voltage regulators.	Maximum low pulse time			10	μs
Delay, error event to all gates low			200		ns
Delay, error event to FAULT low			200		ns
	PARAMETER  T PINS  Positive input falling to GH_x falling Positive input rising to GL_x falling Minimum dead time after hand shaking (1) Dead time Rise time, gate drive output Fall time, gate drive output  Minimum on pulse  Propagation delay matching between high side and low side Deadtime matching  CTION AND CONTROL  Start-up time, from EN_GATE active high to device ready for normal operation  If EN_GATE goes from high to low and back to high state within quick reset time, it will only reset all faults and gate driver without powering down charge pump, current amp, and related internal voltage regulators.  Delay, error event to all gates low	Positive input falling to GH_x falling  Positive input rising to GL_x falling  CL = 1 nF, 50% to 50%  Minimum dead time after hand shaking <sup>(1)</sup> Dead time  Rise time, gate drive output  CL = 1 nF, 10% to 90%  Fall time, gate drive output  CL = 1 nF, 10% to 90%  Fall time, gate drive output  CL = 1 nF, 90% to 10%  Minimum on pulse  Mot including handshake communication. Hi-Z to on state, output of gate driver  Propagation delay matching between high side and low side  Deadtime matching  CTION AND CONTROL  Start-up time, from EN_GATE active high to device ready for normal operation  If EN_GATE goes from high to low and back to high state within quick reset time, it will only reset all faults and gate driver without powering down charge pump, current amp, and related internal voltage regulators.  Delay, error event to all gates low	PARAMETER  TEST CONDITIONS  MIN  T PINS  Positive input falling to GH_x falling Positive input rising to GL_x falling CL = 1 nF, 50% to 50%  Minimum dead time after hand shaking (1)  Dead time With R <sub>DTC</sub> set to different values 50  Rise time, gate drive output CL = 1 nF, 10% to 90%  Fall time, gate drive output CL = 1 nF, 90% to 10%  Minimum on pulse Not including handshake communication. Hi-Z to on state, output of gate driver  Propagation delay matching between high side and low side Deadtime matching  CTION AND CONTROL  Start-up time, from EN_GATE active high to device ready for normal operation  If EN_GATE goes from high to low and back to high state within quick reset time, it will only reset all faults and gate driver without powering down charge pump, current amp, and related internal voltage regulators.  Delay, error event to all gates low	PARAMETER  TEST CONDITIONS  MIN TYP  TPINS  Positive input falling to GH_x falling  CL = 1 nF, 50% to 50%  A5  Positive input rising to GL_x falling  CL = 1 nF, 50% to 50%  Minimum dead time after hand shaking (1)  Dead time  With R <sub>DTC</sub> set to different values  50  Rise time, gate drive output  CL = 1 nF, 10% to 90%  25  Fall time, gate drive output  CL = 1 nF, 90% to 10%  Not including handshake communication. Hi-Z to on state, output of gate driver  Propagation delay matching between high side and low side  Deadtime matching  CTION AND CONTROL  Start-up time, from EN_GATE active high to device ready for normal operation  If EN_GATE goes from high to low and back to high state within quick reset time, it will only reset all faults and gate driver without powering down charge pump, current amp, and related internal voltage regulators.  Delay, error event to all gates low  TEST CONDITIONS  Minimum  PVDD is up before start up, all charge pump caps and regulator capacitors as in the Recommended Operating Conditions  Maximum low pulse time	PARAMETER  TEST CONDITIONS  MIN TYP MAX  TPINS  Positive input falling to GH_x falling Positive input rising to GL_x falling CL = 1 nF, 50% to 50%  Minimum dead time after hand shaking (1) Dead time With RDTC set to different values 50  Rise time, gate drive output CL = 1 nF, 10% to 90% Fall time, gate drive output CL = 1 nF, 90% to 10%  Not including handshake communication. Hi-Z to on state, output of gate driver  Propagation delay matching between high side and low side Deadtime matching  Start-up time, from EN_GATE active high to device ready for normal operation  If EN_GATE goes from high to low and back to high state within quick reset time, it will only reset all faults and gate driver without powering down charge pump, current amp, and related internal voltage regulators.  Delay, error event to all gates low  TEST CONDITIONS  MIN TYP MAX  TEST CONDITIONS  45  CL = 1 nF, 50% to 50%  45  50  50  50  50  50  FOUNT TO

(1) Dead time programming definition: Adjustable delay from GH\_x falling edge to GL\_X rising edge, and GL\_X falling edge to GH\_X rising edge. This is a minimum dead-time insertion. It is not added to the value set by the microcontroller externally.




Figure 1. SPI Slave Mode Timing Definition







Figure 2. SPI Slave Mode Timing Diagram

# 6.9 Typical Characteristics



Submit Documentation Feedback

Copyright © 2013–2016, Texas Instruments Incorporated



## 7 Detailed Description

#### 7.1 Overview

The DRV8303 is a 6-V to 60-V, gate driver IC for three-phase motor drive applications. This device reduces external component count by integrating three half-bridge drivers and two current shunt amplifiers. The DRV8303 provides overcurrent, over-temperature, and undervoltage protection. Fault conditions are indicated through the nFAULT and nOCTW pins in addition to the SPI registers.


Adjustable dead time control and peak gate drive current allows for finely tuning the switching of the external MOSFETs. Internal hand shaking is used to prevent through current.

V<sub>DS</sub> sensing of the external MOSFETs allows for the DRV8303 to detect overcurrent conditions and respond appropriately. Individual MOSFET overcurrent conditions are reported through the SPI status registers.



## 7.2 Functional Block Diagram

# **DRV8303**





#### 7.3 Feature Description

The following sections describe the DRV8303 features.

#### 7.3.1 Three-Phase Gate Driver

The half-bridge drivers use a bootstrap configuration with a trickle charge pump to support 100% duty cycle operation. Each half-bridge is configured to drive two N-channel MOSFETs, one for the high-side and one for the low-side. The half-bridge drivers can be used in combination to drive a 3-phase motor or separately to drive various other loads.

The peak gate drive current and internal dead times are adjustable to accommodate a variety of external MOSFETs and applications. The peak gate drive current is set through a register setting and the dead time is adjusted with an external resistor on the DTC pin. Shorting the DTC pin to ground will provide the minimum dead time (50 ns). There is an internal hand shake between the high side and low side MOSFETs during switching transitions to prevent current shoot through.

The three-phase gate driver can provide up to 30 mA of average gate drive current. This will support switching frequencies up to 200 kHz when the MOSFET  $Q_q = 25$  nC.

Each MOSFET gate driver has a VDS sensing circuit for overcurrent protection. The sense circuit measures the voltage from the drain to the source of the external MOSFETs while the MOSFET is enabled. This voltage is compared against the programmed trip point to determine if an overcurrent event has occurred. The high-side sense is between the PVDD1 and SH\_X pins. The low-side sense is between the SH\_X and SL\_X pins. Ensuring a differential, low impedance connection to the external MOSFETs for these lines will help provide accurate VDS sensing.

The DRV8303 allows for both 6-PWM and 3-PWM control through a register setting.

GL\_X INL\_X INH\_X GH\_X 0 0 L L 1 0 L Н 1 0 Н L 1 1 L L

Table 1. 6-PWM Mode

Table 2. 3-PWM Mod	ode	M	1 1	М	N	Р١	3-	2.	le	b	Ta
--------------------	-----	---	-----	---	---	----	----	----	----	---	----

INL_X	INH_X	GL_X	GH_X
X	0	Н	L
X	1	L	Н

**Table 3. Gate Driver External Components** 

NAME	PIN 1	PIN 2	RECOMMENDED
R <sub>nOCTW</sub>	nOCTW	V <sub>CC</sub> <sup>(1)</sup>	≥10 kΩ
R <sub>nFAULT</sub>	nFAULT	V <sub>CC</sub> <sup>(1)</sup>	≥10 kΩ
R <sub>DTC</sub>	DTC	GND (PowerPAD)	0 to 150 kΩ (50 ns to 500 ns)
$C_{GVDD}$	GVDD	GND (PowerPAD)	2.2-µF (20%) ceramic, ≥ 16 V
C <sub>CP</sub>	CP1	CP2	0.022-µF (20%) ceramic, rated for PVDD
C <sub>DVDD</sub>	DVDD	AGND	1-µF (20%) ceramic, ≥ 6.3 V
C <sub>AVDD</sub>	AVDD	AGND	1-µF (20%) ceramic, ≥ 10 V
C <sub>PVDD</sub>	PVDD	GND (PowerPAD)	≥4.7-µF (20%) ceramic, rated for PVDD
$C_{BST\_X}$	BST_X	SH_X	0.1-µF (20%) ceramic, ≥ 16 V

(1) V<sub>CC</sub> is the logic supply to the MCU



#### 7.3.3 Protection Features

The DRV8303 provides a broad range of protection features and fault condition reporting. The DRV8303 has undervoltage and over-temperature protection for the IC. It also has overcurrent and undervoltage protection for the MOSFET power stage. In fault shut down conditions all gate driver outputs will be held low to ensure the external MOSFETs are in a high impedance state.

#### 7.3.3.1 Power Stage Protection

The DRV8303 provides over-current and undervoltage protection for the MOSFET power stage. During fault shut down conditions, all gate driver outputs will be kept low to ensure external FETs at high impedance state.

## 7.3.3.2 Overcurrent Protection (OCP) and Reporting

To protect the power stage from damage due to excessive currents, VDS sensing circuitry is implemented in the DRV8303. Based on the  $R_{DS(on)}$  of the external MOSFETs and the maximum allowed IDS, a voltage threshold can be determined to trigger the overcurrent protection features when exceeded. The voltage threshold is programmed through the SPI registers. Overcurrent protection should be used as a protection scheme only; it is not intended as a precise current regulation scheme. There can be up to a 20% tolerance across channels for the VDS trip point.

$$V_{DS} = I_{DS} \times R_{DS(ON)} \tag{2}$$

The  $V_{DS}$  sense circuit measures the voltage from the drain to the source of the external MOSFET while the MOSFET is enabled. The high-side sense is between the PVDD and SH\_X pins. The low-side sense is between the SH\_X and SL\_X pins. Ensuring a differential, low impedance connection to the external MOSFETs for these lines will help provide accurate  $V_{DS}$  sensing .

There are four different overcurrent modes (OC\_MODE) that can be set through the SPI registers. The OC status bits operate in latched mode. When an overcurrent condition occurs the corresponding OC status bit will latch in the DRV8303 registers until the fault is reset.

- 1. **Current Limit Mode:** In current limit mode the device uses current limiting instead of device shutdown during an overcurrent event. In this mode the device reports overcurrent events through the nOCTW pin. The nOCTW pin will be held low for a maximum 64-µs period (internal timer) or until the next PWM cycle. If another overcurrent event is triggered from another MOSFET, during a previous overcurrent event, the reporting will continue for another 64-µs period (internal timer will restart) or until both PWM signals cycle. The associated status bit will be asserted for the MOSFET in which the overcurrent was detected. There are two current control settings in current limit mode. These are set by one bit in the SPI registers. The default mode is cycle by cycle (CBC).
  - Cycle-By-Cycle Mode (CBC): In CBC mode, the MOSFET on which overcurrent has been detected on will shut off until the next PWM cycle.
  - Off-Time Control Mode: In Off-Time mode, the MOSFET in which overcurrent has been detected is disabled for a 64-µs period (set by internal timer). If overcurrent is detected in another MOSFET, the timer will be reset for another 64-µs period and both MOSFETs will be disabled for the duration. During this period, normal operation can be restored for a specific MOSFET with a corresponding PWM cycle.
- 2. **OC Latch Shut Down Mode**: When an overcurrent event occurs, both the high-side and low-side MOSFETs will be disabled in the corresponding half-bridge. The nFAULT pin, nFAULT status bit, and OC status bit for the MOSFET in which the overcurrent was detected will latch until the fault is reset through the GATE\_RESET bit or a quick EN\_GATE reset pulse.
- 3. **Report Only Mode**: No protective action will be taken in this mode when an overcurrent event occurs. The overcurrent event will be reported through the nOCTW pin (64-µs pulse) and SPI status register. The external MCU should take action based on its own control algorithm.
- 4. OC Disable Mode: The device will ignore and not report all overcurrent detections.

#### 7.3.3.3 Undervoltage Protection (UVLO)

To protect the power output stage during start-up, shutdown, and other possible undervoltage conditions, the DRV8303 provides undervoltage protection by driving the gate drive outputs (GH\_X, GL\_X) low whenever PVDD or GVDD are below their undervoltage thresholds (PVDD\_UV/GVDD\_UV). This will put the external MOSFETs in a high impedance state. When the device is in PVDD\_UV it will not respond to SPI commands and the SPI registers will revert to their default settings.



A specific PVDD undervoltage transient brownout from 13 to 15  $\mu s$  can cause the DRV8303 to become unresponsive to external inputs until a full power cycle. The transient condition consists of having PVDD greater than the PVDD\_UV level and then PVDD dropping below the PVDD\_UV level for a specific period of 13 to 15  $\mu s$ . Transients shorter or longer than 13 to 15  $\mu s$  will not affect the normal operation of the undervoltage protection. Additional bulk capacitance can be added to PVDD to reduce undervoltage transients.

#### 7.3.3.4 Overvoltage Protection (GVDD\_OV)

The device will shut down both the gate driver and charge pump if the GVDD voltage exceeds the GVDD\_OV threshold to prevent potential issues related to the GVDD pin or the charge pump (for example, short of external GVDD cap or charge pump). The fault is a latched fault and can only be reset through a reset transition on the EN\_GATE pin.

## 7.3.3.5 Overtemperature Protection

A two-level over-temperature detection circuit is implemented:

- Level 1: overtemperature warning (OTW)
   OTW is reported through nOCTW pin (over-current-temperature warning) for default setting. OCTW pin can be set to report OTW or OCW only through SPI command. See SPI Register section.
- Level 2: overtemperature (OT) latched shut down of gate driver and charge pump (OTSD\_GATE)
   Fault will be reported to nFAULT pin. This is a latched shut down, so gate driver will not be recovered
   automatically even OT condition is not present anymore. An EN\_GATE reset through pin or SPI
   (RESET\_GATE) is required to recover gate driver to normal operation after temperature goes below a preset
   value, t<sub>OTSD CLR</sub>.

SPI operation is still available and register settings will be remaining in the device during OTSD operation as long as PVDD is still within defined operation range.

## 7.3.3.6 Fault and Protection Handling

The nFAULT pin indicates an error event with shut down has occurred such as over-current, over-temperature, overvoltage, or undervoltage. Note that nFAULT is an open-drain signal. nFAULT will go high when gate driver is ready for PWM signal (internal EN\_GATE goes high) during start up.

The nOCTW pin indicates overcurrent event and over temperature event that not necessary related to shut down.

Table 4 summarizes all protection features and their reporting structure:

Table 4. Fault and Warning Reporting and Handling

EVENT	ACTION	LATCH	REPORTING ON nFAULT PIN	REPORTING ON nOCTW PIN	REPORTING IN SPI STATUS REGISTER
PVDD undervoltage	External FETs HiZ; Weak pulldown of all gate driver output	N	Y	N	Υ
DVDD undervoltage	External FETs HiZ; Weak pulldown of all gate driver output; When recovering, reset all status registers	N	Y	N	N
GVDD undervoltage	Weak nulldown of all date		Y	N	Y
GVDD overvoltage	External FETs HiZ; Weak pulldown of all gate driver output Shut down the charge pump Won't recover and reset through SPI reset command or quick EN_GATE toggling	Y	Y	N	Y
OTW	None	N	N	Y (in default setting)	Υ



Table 4. Fault and Warning Reporting and Handling (continued)

EVENT	ACTION	LATCH	REPORTING ON nFAULT PIN	REPORTING ON nOCTW PIN	REPORTING IN SPI STATUS REGISTER
OTSD_GATE	Gate driver latched shut down. Weak pulldown of all gate driver output to force external FETs HiZ Shut down the charge pump	Y	Y	Y	Y
External FET overload – current limit mode	External FETs current Limiting (only OC detected FET)	N	N	Y	Y, indicates which phase has OC
External FET overload – Latch mode	Weak pulldown of gate driver output and PWM logic "0" of LS and HS in the same phase. External FETs HiZ	Y	Y	Y	Y
External FET overload – reporting only mode	Reporting only	N	N	Y	Y, indicates which phase has OC

#### 7.3.4 Start-Up and Shutdown Sequence Control

During power up, all gate drive outputs are held low. Normal operation of gate driver and current shunt amplifiers can be initiated by toggling EN\_GATE from a low state to a high state. If no errors are present, the DRV8303 is ready to accept PWM inputs. Gate driver always has control of the power FETs even in gate disable mode as long as PVDD is within functional region.

There is an internal diode from SDO to VDD\_SPI, so VDD\_SPI is required to be powered to the same power level as other SPI devices (if there is any SDO signal from other devices) all the time. VDD\_SPI supply should be powered up first before any signal appears at SDO pin and powered down after completing all communications at SDO pin.

#### 7.4 Device Functional Modes

## 7.4.1 EN\_GATE

EN\_GATE low is used to put gate driver, charge pump, current shunt amplifier, and internal regulator blocks into a low power consumption mode to save energy. SPI communication is not supported during this state. Device will put the MOSFET output stage to high impedance mode as long as PVDD is still present.

When EN\_GATE pin goes to high, it will go through a power-up sequence, and enable gate driver, current amplifiers, charge pump, internal regulator, and so forth, and reset all latched faults related to gate driver block. It will also reset status registers in SPI table. All latched faults can be reset when EN\_GATE is toggled after an error event unless the fault is still present.

When EN\_GATE goes from high to low, it will shut down gate driver block immediately, so gate output can put external FETs in high impedance mode. It will then wait for 10us before completely shutting down the rest of the blocks. A quick fault reset mode can be done by toggling EN\_GATE pin for a very short period (less than 10  $\mu$ s). This will prevent device to shut down other function blocks such as charge pump and internal regulators and bring a quicker and simple fault recovery. SPI will still function with such a quick EN\_GATE reset mode.

The other way to reset all the faults is to use SPI command (RESET\_GATE), which will only reset gate driver block and all the SPI status registers without shutting down other function blocks.

One exception is to reset a GVDD\_OV fault. A quick EN\_GATE quick fault reset or SPI command reset does not work with GVDD\_OV fault. A complete EN\_GATE with low level holding longer than 10µS is required to reset GVDD\_OV fault. TI highly recommends inspecting the system and board when GVDD\_OV occurs.

#### 7.4.2 DTC

Dead time can be programmed through DTC pin. A resistor should be connected from DTC to ground to control the dead time. Dead time control range is from 50 ns to 500 ns. Short DTC pin to ground will provide minimum dead time (50 ns). Resistor range is 0 k $\Omega$  to 150 k $\Omega$ . Dead time is linearly set over this resistor range.



## **Device Functional Modes (continued)**

Current shoot through prevention protection will be enabled in the device all time independent of dead time setting and input mode setting.

## 7.4.3 VDD\_SPI

VDD\_SPI is the power supply to power SDO pin. It must be connected to the same power supply (3.3V or 5V) that MCU uses for its SPI operation.

During power up or down transient, VDD\_SPI pin could be zero voltage shortly. During this period, no SDO signal should be present at SDO pin from any other devices in the system because it causes a parasitic diode in the DRV8303 conducting from SDO to VDD\_SPI pin as a short. This should be considered and prevented from system power sequence design.

## 7.4.4 DC\_CAL

When DC\_CAL is enabled, device will short inputs of shunt amplifier and disconnect from the load, so external microcontroller can do a DC offset calibration. DC offset calibration can be also done with SPI command. If using SPI exclusively for DC calibration, the DC\_CAL pin can connected to GND.

Copyright © 2013–2016, Texas Instruments Incorporated Product Folder Links: *DRV8303* 



## 7.5 Programming

#### 7.5.1 SPI Communication

#### 7.5.1.1 SPI

The DRV8303 SPI operates as a slave. The SPI input (SDI) data format consists of a 16 bit word with 1 read/write bit, 4 address bits, and 11 data bits. The SPI output (SDO) data format consists of a 16 bit word with 1 frame fault bit, 4 address bits, and 11 data bits. When a frame is not valid, frame fault bit will set to 1 and the remaining bits will shift out as 0.

A valid frame must meet following conditions:

- · Clock must be low when nSCS goes low.
- Should have 16 full clock cycles.
- · Clock must be low when nSCS goes high.

When nSCS is asserted high, any signals at the SCLK and SDI pins are ignored and SDO is forced into a high impedance state. When nSCS transitions from HIGH to LOW, SDO is enabled and the SDO response word loads into the shift register based on the previous SPI input word.

The SCLK pin must be low when nSCS transitions low. While nSCS is low, at each rising edge of the clock the response word is serially shifted out on the SDO pin with the MSB shifted out first.

While SCS is low, at each falling edge of the clock the new input word is sampled on the SDI pin. The SPI input word is decoded to determine the register address and access type (read or write). The MSB will be shifted in first. Any amount of time may pass between bits, as long as nSCS stays active low. This allows two 8-bit words to be used. If the input word sent to SDI is less than 16 bits or more than 16 bits, it is considered a frame error. If it is a write command, the data will be ignored. The fault bit in the next SDO response word will then report 1. After the 16th clock cycle or when nSCS transitions from LOW to HIGH, the SDI shift register data is transferred into a latch where the input word is decoded.

For a READ command (Nth cycle) sent to SDI, SDO will respond with the data at the specified address in the next cycle. (N+1)

For a WRITE command (Nth cycle) sent to SDI, SDO will respond with the data in Status Register 1 (0x00) in the next cycle (N+1). This feature is intended to maximize SPI communication efficiency when having multiple write commands.

#### 7.5.1.2 SPI Format

The SDI input data word is 16 bits long and consists of:

- 1 read/write bit W [15]
- 4 address bits A [14:11]
- 11 data bits D [10:0]

The SDO output data word is 16 bits long and consists of:

- 1 fault frame bit F [15]
- 4 address bits A [14:11]
- 11 data bits D [10:0]

The SDO output word (Nth cycle) is in response to the previous SDI input word (N-1 cycle).

Therefore each SPI Query/Response pair requires two full 16 bit shift cycles to complete.

**Table 5. SPI Input Data Control Word Format** 

	R/W		ADDRESS				SS DATA									
Word Bit	B15	B14	B13	B12	B11	B10	В9	В8	В7	В6	B5	B4	В3	B2	B1	В0
Command	W0	A3	A2	A1	A0	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0



#### **Table 6. SPI Output Data Response Word Format**

	R/W		DATA													
Word Bit	B15	B14	B13	B12	B11	B10	В9	B8	В7	В6	B5	B4	В3	B2	B1	В0
Command	F0	А3	A2	A1	A0	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

## 7.6 Register Maps

#### 7.6.1 Read / Write Bit

The MSB bit of the SDI input word (W0) is a read/write bit. When W0 = 0, the input word is a write command. When W0 = 1, input word is a read command.

#### 7.6.2 Address Bits

#### **Table 7. Register Address**

REGISTER TYPE	ADD	RES	S [A3	A0]	REGISTER NAME	DESCRIPTION	READ AND WRITE ACCESS
Status	0	0	0	0	Status Register 1	Status register for device faults	R
Register	0	0	0	1	Status Register 2	Status register for device faults and ID	R
Control	0	0	1	0	Control Register 1		R/W
Register	0	0	1	1	Control Register 2		R/W

#### 7.6.3 SPI Data Bits

#### 7.6.3.1 Status Registers

#### Table 8. Status Register 1 (Address: 0x00) (all default values are zero)

ADDRE	s REGISTER NAME	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0x00	Status Register 1	FAULT	GVDD_UV	PVDD_UV	OTSD	OTW	FETHA_OC	FETLA_OC	FETHB_OC	FETLB_OC	FETHC_OC	FETLC_OC

## Table 9. Status Register 2 (Address: 0x01) (all default values are zero)

ADDRESS	REGISTER NAME	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0x01	Status Register 2				GVDD_OV				Device ID [3]	Device ID [2]	Device ID [1]	Device ID [0]

## 7.6.3.2 Control Registers

## Table 10. Control Register 1 for Gate Driver Control (Address: 0x02)<sup>(1)</sup>

ADDRES S	NAME	DESCRIPTION	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
		Gate drive peak current 1.7 A										0 <sup>(1)</sup>	0 <sup>(1)</sup>
	CATE CURRENT	Gate drive peak current 0.7 A										0	1
	GATE_CURRENT	Gate drive peak current 0.25 A										1	0
		Reserved										1	1
	GATE RESET	Normal mode									0 <sup>(1)</sup>		
	)x02	Reset gate driver latched faults (reverts to 0)									1		
0x02		6 PWM inputs (see Table 1)								0 <sup>(1)</sup>			
	PWM_MODE	3 PWM inputs (see Table 2)								1			
		Current limit						0 <sup>(1)</sup>	0 <sup>(1)</sup>				
	OOD MODE	OC latch shut down						0	1				
	OCP_MODE	Report only						1	0		0 1 1		
		OC disabled						1	1			0 1 1 0	
	OC_ADJ_SET	See OC_ADJ_SET table	Х	Х	Х	Х	Х						

(1) Default value

Product Folder Links: DRV8303

Copyright © 2013–2016, Texas Instruments Incorporated



Table 11. Control Register 2 for Current Shunt Amplifiers and Misc Control (Address: 0x03)<sup>(1)</sup>

ADDRESS	NAME	DESCRIPTION	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0			
		Report both OT and OC at nOCTW pin										0(1)	0 <sup>(1)</sup>			
	OCTW MODE	Report OT only										0	1			
	OCTW_MODE	Report OC only										1	0			
		Report OC only (reserved)										0 1				
		Gain of shunt amplifier: 10 V/V								0(1)	0(1)					
	GAIN	Gain of shunt amplifier: 20 V/V								0	1					
	GAIN	Gain of shunt amplifier: 40 V/V								1	0					
		Gain of shunt amplifier: 80 V/V								1	1 1					
0x03		Shunt amplifier 1 connects to load through input pins							0 <sup>(1)</sup>		1 1					
	DC_CAL_CH1	Shunt amplifier 1 shorts input pins and disconnects from load for external calibration							1							
		Shunt amplifier 2 connects to load through input pins						0(1)								
	DC_CAL_CH2	Shunt amplifier 2 shorts input pins and disconnects from load for external calibration						1								
	00 7055	Cycle by cycle					0 <sup>(1)</sup>									
	OC_TOFF	Off-time control					1									
	Reserved															

<sup>(1)</sup> Default value

## 7.6.3.3 Overcurrent Adjustment

## Table 12. OC\_ADJ\_SET Table

				_				
Control Bit (D6-D10) (0xH)	0	1	2	3	4	5	6	7
Vds (V)	0.060	0.068	0.076	0.086	0.097	0.109	0.123	0.138
Control Bit (D6-D10) (0xH)	8	9	10	11	12	13	14	15
Vds (V)	0.155	0.175	0.197	0.222	0.250	0.282	0.317	0.358
Control Bit (D6-D10) (0xH)	16	17	18	19	20	21	22	23
Vds (V)	0.403	0.454	0.511	0.576	0.648	0.730	0.822	0.926
Code Number (0xH)	24	25	26	27	28	29	30	31
Vds (V)	1.043	1.175	1.324	1.491	1.679 <sup>(1)</sup>	1.892 <sup>(1)</sup>	2.131 <sup>(1)</sup>	2.400 <sup>(1)</sup>

<sup>(1)</sup> Do not use settings 28, 29, 30, 31 for  $V_{DS}$  sensing if the IC is expected to operate in the 6-V to 8-V range.



## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information


The DRV8303 is a gate driver designed to drive a 3-phase BLDC motor in combination with external power MOSFETs. The device provides a high level of integration with three half-bridge gate drivers, two current shunt amplifier, and overcurrent protection.

#### 8.1.1 Gate Driver Power-Up Sequencing Errata

The DRV8301 gate drivers may not correctly power up if a voltage greater than 8.5 V is present on any SH\_X pin when EN\_GATE is brought logic high (device enabled) after PVDD power is applied (PVDD1 > PVDD\_UV). This sequence should be avoided by ensuring the voltage levels on the SH\_X pins are less than 8.5 V when the DRV8301 is enabled through EN\_GATE.



# 8.2 Typical Application






Figure 7. **Typical Application Schematic** 



## **Typical Application (continued)**

## 8.2.1 Design Requirements

Table 13 lists the design parameters for this example.

**Table 13. Design Parameters** 

DESIGN PARAMETER	REFERENCE	VALUE
Supply voltage	PVDD	24 V
Motor winding resistance	M <sub>R</sub>	0.5 Ω
Motor winding inductance	$M_L$	0.28 mH
Motor poles	M <sub>P</sub>	16 poles
Motor rated RPM	$M_{RPM}$	4000 RPM
Target full-scale current	I <sub>MAX</sub>	14 A
Sense resistor	R <sub>SENSE</sub>	0.01 Ω
MOSFET Q <sub>g</sub>	$Q_g$	29 nC
MOSFET RDS(on)	R <sub>DS(on)</sub>	4.7 mΩ
VDS trip level	OC_ADJ_SET	0.123 V
Switching frequency	fsw	45 kHz
Series gate resistance	R <sub>GATE</sub>	10 Ω
Amplifier reference	$V_{REF}$	3.3 V
Amplifier gain	Gain	10 V/V

#### 8.2.2 Detailed Design Procedure

## 8.2.2.1 Gate Drive Average Current Load

The gate drive supply (GVDD) of the DRV8303 can deliver up to 30 mA (RMS) of current to the external power MOSFETs. Use Equation 3 to determine the approximate RMS load on the gate drive supply:

Gate Drive RMS Current = MOSFET  $Q_a \times Number$  of Switching MOSFETs  $\times Switching$  Frequency (3)

Example:

$$7.83 \text{ mA} = 29 \text{ nC} \times 6 \times 45 \text{ kHz}$$
 (4)

This is a rough approximation only.

#### 8.2.2.2 Overcurrent Protection Setup

The DRV8303 provides overcurrent protection for the external power MOSFETs through the use of  $V_{DS}$  monitors for both the high side and low side MOSFETs. These are intended for protecting the MOSFET in overcurrent conditions and not for precise current regulation.

The overcurrent protection works by monitoring the  $V_{DS}$  voltage of the external MOSFET and comparing it against the OC\_ADJ\_SET register value. If the  $V_{DS}$  exceeds the OC\_ADJ\_SET value the DRV8303 takes action according to the OC\_MODE register.

Overcurrent Trip = 
$$OC\_ADJ\_SET / MOSFET R_{DS(on)}$$
 (5)

Example:

$$26.17 \text{ A} = 0.123 \text{ V} / 4.7 \text{ m}\Omega$$
 (6)

MOSFET R<sub>DS(on)</sub> changes with temperature and this will affect the overcurrent trip level.

## 8.2.2.3 Sense Amplifier Setup

The DRV8303 provides two bidirectional low-side current shunt amplifiers. These can be used to sense a sum of the three half-bridges, two of the half-bridges individually, or in conjunction with an additional shunt amplifier to sense all three half-bridges individually.


- 1. Determine the peak current that the motor will demand ( $I_{MAX}$ ). This will be dependent on the motor parameters and your specific application.  $I_{(MAX)}$  in this example is 14 A.
- 2. Determine the available voltage range for the current shunt amplifier. This will be ± half of the amplifier



reference voltage ( $V_{REF}$ ). In this case the available range is  $\pm 1.65~V$ .

3. Determine the sense resistor value and amplifier gain settings. There are common tradeoffs for both the sense resistor value and amplifier gain. The larger the sense resistor value, the better the resolution of the half-bridge current. This comes at the cost of additional power dissipated from the sense resistor. A larger gain value will allow you to decrease the sense resistor, but at the cost of increased noise in the output signal. This example uses a  $0.01-\Omega$  sense resistor and the minimum gain setting of the DRV8303 (10 V/V). These values allow the current shunt amplifiers to measure  $\pm 16.5$  A (some additional margin on the 14-A requirement).

## 8.2.3 Application Curves



Submit Documentation Feedback



## 9 Power Supply Recommendations

#### 9.1 Bulk Capacitance

Having appropriate local bulk capacitance is an important factor in motor drive system design. It is generally beneficial to have more bulk capacitance, while the disadvantages are increased cost and physical size.

The amount of local capacitance needed depends on a variety of factors, including:

- · The highest current required by the motor system
- The capacitance of the power supply and its ability to source or sink current
- · The amount of parasitic inductance between the power supply and motor system
- The acceptable voltage ripple
- The type of motor used (brushed DC, brushless DC, stepper)
- · The motor braking method

The inductance between the power supply and motor drive system will limit the rate current can change from the power supply. If the local bulk capacitance is too small, the system will respond to excessive current demands or dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage remains stable and high current can be quickly supplied.

The data sheet generally provides a recommended value, but system-level testing is required to determine the appropriate sized bulk capacitor.




Figure 12. Example Setup of Motor Drive System With External Power Supply

The voltage rating for bulk capacitors should be higher than the operating voltage, to provide margin for cases when the motor transfers energy to the supply.



## 10 Layout

#### 10.1 Layout Guidelines

Use these layout recommendations when designing a PCB for the DRV8303.

- The DRV8303 makes an electrical connection to GND through the PowerPAD. Always check to ensure that the PowerPAD has been properly soldered (see *PowerPAD™ Thermally Enhanced Package*).
- PVDD bypass capacitors should be placed close to their corresponding pins with a low impedance path to device GND (PowerPAD).
- GVDD bypass capacitor should be placed close its corresponding pin with a low impedance path to device GND (PowerPAD).
- AVDD and DVDD bypass capacitors should be placed close to their corresponding pins with a low impedance path to the AGND pin. It is preferable to make this connection on the same layer.
- AGND should be tied to device GND (PowerPAD) through a low impedance trace/copper fill.
- · Add stitching vias to reduce the impedance of the GND path from the top to bottom side.
- Try to clear the space around and underneath the DRV8303 to allow for better heat spreading from the PowerPAD.



## 10.2 Layout Example




Figure 13. Layout Recommendation

Submit Documentation Feedback



## 11 Device and Documentation Support

## 11.1 Documentation Support

#### 11.1.1 Related Documentation

For related documentation see the following:

- DRV8303EVM User Guide
- PowerPAD™ Thermally Enhanced Package
- Sensored 3-Phase BLDC Motor Control Using MSP430

## 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DRV8303DCA	ACTIVE	HTSSOP	DCA	48	40	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8303	Samples
DRV8303DCAR	ACTIVE	HTSSOP	DCA	48	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8303	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Jan-2022

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8303DCAR	HTSSOP	DCA	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Jan-2022



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV8303DCAR	HTSSOP	DCA	48	2000	350.0	350.0	43.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Jan-2022

## **TUBE**




#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
DRV8303DCA	DCA	HTSSOP	48	40	530	11.89	3600	4.9

DCA (R-PDSO-G48)

# PowerPAD ™ PLASTIC SMALL-OUTLINE



NOTES:

- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.

  E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



# DCA (R-PDSO-G48)


PowerPAD™ PLASTIC SMALL OUTLINE

#### THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. <a href="SLMA002">SLMA002</a> and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. <a href="SLMA004">SLMA004</a>. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments.



# DCA (R-PDSO-G48)

# PowerPAD ™ PLASTIC SMALL OUTLINE PACKAGE



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SIMA002, SIMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated