

Advanced Computer Architecture

INTRODUCTION TO RISC-V

Dennis A. N. Gookyi






Introduction to RISC-V






BIG PICTURE: BUILDING A PROCESSOR

Single cycle processor





- Central Processing Unit
 - □ PC (Program Counter)
 - Address of next instruction
 - Register file
 - Heavily used program data
 - ALU (Arithmetic and Logic Unit)
 - Arithmetic operations
 - Logical operations
 - Control logic
 - Control instruction fetch, decoding, and execution







CPU


The life of a CPU

Fetch / ← Mem[*PC*]

Decode /

Execute /

Update *PC*








INSTRUCTION SET ARCHITECTURE (ISA)

- Above: How to program a machine
 - Processors execute instructions in sequence
- Below: What needs to be built
 - Use a variety of tricks to make it run fast
- Instruction set
- Processor registers
- Memory addressing modes
- Data types and representations
- Byte ordering





INSTRUCTION SET ARCHITECTURE (ISA)

Mainstream ISAs



x86

Designer Intel, AMD

Bits 16-bit, 32-bit and 64-bit

Introduced 1978 (16-bit), 1985 (32-bit), 2003

(64-bit)

Design CISC

Type Register-memory

Encoding Variable (1 to 15 bytes)

Endianness Little

Macbooks & PCs (Core i3, i5, i7, M) x86 Instruction Set



ARM architectures

Designer ARM Holdings

Bits 32-bit, 64-bit

Introduced 1985; 31 years ago

Design RISC

Type Register-Register

Encoding AArch64/A64 and AArch32/A32

use 32-bit instructions, T32 (Thumb-2) uses mixed 16- and 32-bit instructions. ARMv7 user-

space compatibility^[1]

Endianness Bi (little as default)

Smartphone-like devices (iPhone, Android), Raspberry Pi, Embedded systems

ARM Instruction Set



RISC-V

Designer University of California,

Berkeley

Bits 32, 64, 128

Introduced 2010

Version 2.2

Design RISC

Type Load-store

Encoding Variable

Branching Compare-and-branch

Endianness Little

Versatile and open-source Relatively new, designed for cloud computing, embedded systems, academic use

RISC V Instruction Set



THE RISC-V INSTRUCTION SET

- A completely open ISA that is freely available to academia and industry
- Fifth RISC ISA design developed at UC Berkeley
 - RISC-I (1981), RISC-II (1983), SOAR (1984), SPUR (1989), and RISC-V (2010)
- Now managed by the RISC-V Foundation (http://riscv.org)
- Typical of many modern ISAs
 - See RISC-V Reference Card (or Green Card)
- Similar ISAs have a large share of the embedded core market
 - Applications in consumer electronics, network/storage equipment, cameras, printers



FREE OPEN ISA ADVANTAGES

- Greater innovation via free-market competition
 - From many core designers, closed-source and open-source
- Shared open-core designs
 - Shorter time to market, lower cost from reuse, fewer errors given more eyeballs, transparency makes it difficult for government agencies to add secret trap doors
- Processors becoming affordable for more devices
 - Help expand the Internet of Things (IoTs), which could cost as little as \$1
- Software stack survives for a long time
- Make architectural research and education more real
 - Fully open hardware and software stacks





RISC-V ISAS

- Three base integer ISAs, one per address width
 - □ RV32I, RV64I, RV128I
 - RV32I: Only 40 instructions defined
 - RV32E: Reduced version of RV32I with 16 registers for embedded systems
- Standard extensions
- Standard RISC encoding in a fixed 32-bit instruction format
- C extension offers shorter 16-bit versions of common 32-bit RISC-V instructions (can be intermixed with 32-bit

instructions)

Name	Extension
М	Integer Multiply/Divide
Α	Atomic Instructions
F	Single-precision FP
D	Double-precision FP
G	General-purpose (= IMAFD)
Q	Quad-precision FP
С	Compressed Instructions





RISC-V ISA

❖ The RISC V "Green Card"

Free	&	Open	RISC	-)	Reference	Card ①
Base Integer	Inst	tructions: RV32I, R	V64I, and RV128I		RV Privileged	Instructions
Category Name		RV32I Base	+RV{64.128}	\neg	Category Name	
Loads Load Byte	I	LB rd,rs1,imm	(0.,220)	\neg	CSR Access Atomic R/W	
Load Halfword	I	LH rd,rs1,imm			Atomic Read & Set Bit	
Load Word	i	LW rd,rsl,imm	L{D Q} rd,rs1,im		Atomic Read & Clear Bit	
Load Byte Unsigned		LBU rd,rs1,imm	2(0/2) 14/131/15			CSRRWI rd.csr.imm
Load Half Unsigned	i	LHU rd,rsl,imm	L{W D}U rd,rsl,im		Atomic Read & Set Bit Imm	
Stores Store Byte	s	SB rs1,rs2,imm	2(11/2)0 24/232/22		Atomic Read & Clear Bit Imm	
Store Halfword	s	SH rsl,rs2,imm			Change Level Env. Call	
Store Word	s	SW rsl,rs2,imm	S{D O} rs1,rs2,i		Environment Breakpoint	
	_			-		1
	R	SLL rd,rs1,rs2	SLL{W D} rd,rs1,rs	- 1	Environment Return	
Shift Left Immediate	I	SLLI rd,rs1,shamt	SLLI{W D} rd,rs1,sh		Trap Redirect to Superviso	
Shift Right		SRL rd,rs1,rs2	SRL{W D} rd,rs1,rs		Redirect Trap to Hypervisor	
Shift Right Immediate	I	SRLI rd,rs1,shamt	SRLI(W D) rd,rs1,sh		Hypervisor Trap to Supervisor	
Shift Right Arithmetic	R	SRA rd,rs1,rs2	SRA{W D} rd,rs1,rs		Interrupt Wait for Interrup	
Shift Right Arith Imm	I	SRAI rd,rs1,shamt	SRAI{W D} rd,rs1,sh		MMU Supervisor FENCE	SFENCE.VM rs1
Arithmetic ADD	R	ADD rd,rs1,rs2	ADD{W D} rd,rs1,rs			
ADD Immediate	I	ADDI rd,rs1,imm	ADDI{W D} rd,rs1,im	101		
SUBtract	R	SUB rd,rs1,rs2	SUB{W D} rd,rs1,rs	52		
Load Upper Imm	U	LUI rd,imm	Optional Comp	res	sed (16-bit) Instructio	n Extension: RVC
Add Upper Imm to PC	U	AUIPC rd,imm	Category Name F	Fmt	RVC	RVI equivalent
Logical XOR	R	XOR rd,rs1,rs2		CL	C.LW rd',rsl',imm	LW rd',rsl',imm*4
XOR Immediate	I	XORI rd,rs1,imm	Load Word SP	CI	C.LWSP rd,imm	LW rd,sp,imm*4
OR	R	OR rd,rs1,rs2	Load Double	CL	C.LD rd',rsl',imm	LD rd',rsl',imm*8
OR Immediate	I	ORI rd,rsl,imm			C.LDSP rd.imm	LD rd,sp,imm*8
AND	Ŕ	AND rd,rs1,rs2			C.LOSP rd',rsl',imm	LO rd',rsl',imm*16
AND Immediate	I	ANDI rd,rs1,imm			C.LQSP rd,imm	LO rd,sp,imm*16
Compare Set <	R	SLT rd,rs1,rs2			C.EQSF rd,imm C.SW rsl',rs2',imm	SW rs1',rs2',imm*4
Set < Immediate	I					
Set < Immediate Set < Unsigned	R	SLTI rd,rs1,imm SLTU rd,rs1,rs2		CS	C.SWSP rs2,imm C.SD rs1',rs2',imm	SW rs2,sp,imm*4 SD rs1',rs2',imm*8
Set < Imm Unsigned	I	SLTIU rd,rsl,imm	-1		C.SDSP rs2,imm	SD rs2,sp,imm*8
Branches Branch =	SB	BEQ rs1,rs2,imm		CS	C.SQ rsl',rs2',imm	SQ rs1',rs2',imm*16
Branch ≠	SB	BNE rsl,rs2,imm			C.SQSP rs2,imm	SQ rs2,sp,imm*16
Branch <	SB	BLT rs1,rs2,imm			C.ADD rd,rsl	ADD rd,rd,rsl
Branch ≥	SB	BGE rs1,rs2,imm			C.ADDW rd,rsl	ADDW rd,rd,imm
Branch < Unsigned		BLTU rs1,rs2,imm			C.ADDI rd,imm	ADDI rd,rd,imm
Branch ≥ Unsigned		BGEU rs1,rs2,imm			C.ADDIW rd,imm	ADDIW rd,rd,imm
Jump & Link J&L	UJ	JAL rd,imm			C.ADDI16SP x0,imm	ADDI sp,sp,imm*16
Jump & Link Register	UJ	JALR rd,rs1,imm			C.ADDI4SPN rd',imm	ADDI rd',sp,imm*4
Synch Synch thread	I	FENCE	Load Immediate	CI	C.LI rd,imm	ADDI rd,x0,imm
Synch Instr & Data	I	FENCE.I	Load Upper Imm	CI	C.LUI rd,imm	LUI rd,imm
System System CALL	I	SCALL	MoVe	CR	C.MV rd,rsl	ADD rd,rs1,x0
System BREAK	1	SBREAK	SUB	CR	C.SUB rd,rsl	SUB rd,rd,rsl
Counters ReaD CYCLE	I	RDCYCLE rd	Shifts Shift Left Imm	CI	C.SLLI rd,imm	SLLI rd,rd,imm
ReaD CYCLE upper Half	I	RDCYCLEH rd	Branches Branch=0	CB	C.BEQZ rs1',imm	BEQ rs1',x0,imm
ReaD TIME	I	RDTIME rd	Branch≠0	CB	C.BNEZ rsl',imm	BNE rsl',x0,imm
ReaD TIME upper Half	I	RDTIMEH rd	Jump Jump	CJ	C.J imm	JAL x0,imm
ReaD INSTR RETired	I	RDINSTRET rd	Jump Register		C.JR rd,rsl	JALR x0,rs1,0
ReaD INSTR upper Half		RDINSTRETH rd			C.JAL imm	JAL ra,imm
					C.JALR rs1	JALR ra,rs1,0
					C.EBREAK	EBREAK
			System Civ. DREAK	OI.	C.EDRZAK	EDREAK

32-bit Instruction Formats

	31 3	30	25 24	21	20	19	15 14	12 11	8	7	6	0
R	fun	ct7		rs2		rs1	funct	3	re		opeo	de
I		imm	[11:0]			rsl	funct	3	10		opo	de
s	imm	[11:5]		rs2		rsl	funct	3	imm	4:0]	ope	de
SB	imm[12]	imm[10:5		rs2		rs1	funct	3 imn	a [4:1]	imm[11]	ope	de
U			in	ım[31:	12]				re		opec	de
UJ	imm[20]	imm	[10:1]	i	mm[11]	im	n[19:12]		10		opo	de

		RVC)	instruc		orma				
15 14 13	12	11 10	9 8 7	6 5	4 3	2	1	0	
func	t4	I	i/rsl		rs2		or	P	
funct3	imm	r	i/rs1		imm rs2				
funct3		imm	1						
funct3			mm	rd	rd'				
funct3	im	m	rs1'	imm	imm rd'				
funct3	im	m	rs1'	imm	T80	2'	or	ò	
funct3	off	set	rs1'		offset	offset			
funct3			jump tar		or	ò			
	funct3 funct3 funct3 funct3 funct3 funct3 funct3	15 14 13 12	15 14 13 12 11 10	15 14 13 12 11 10 9 8 7	15 14 13 12 11 10 9 8 7 6 5	1514 13 12 11 10 9 8 7 6 5 4 3 11 10 10 10 10 10 10 10 10 10 10 10 10	funct3 imm rd/rsl rs2 funct3 imm rs2 funct3 imm rs2 funct3 imm rsl' funct3 imm rsl' funct3 imm rsl' funct3 imm rsl' funct3 offset	1514 13 12 11 10 9 8 7 6 5 4 3 2 1	

RISC-V Integer Base (RV32I/64I/128I), privileged, and optional compressed extension (RVC). Registers x1-x31 and the pc are 32 bits wide in RV32I, 64 in RV64I, and 128 in RV128I (x0=0). RV64I/128I add 10 instructions for the wider formats. The RVI base of <50 classic integer RISC instructions is required. Every 16-bit RVC instruction matches an existing 32-bit RVI instruction. See risc.org.



RISC-V ISA

* RV32I Base ISA


31	27	26	25	24		20	19	15	14	12	11	7	6	0	
	funct7		П		rs2		rs.	l	fun	ct3	I	d	opc	ode	R-type
	in	ım[11:0	0]			rsl	l	fun	ct3	I	d	opc	ode	I-type
	imm[11:5				rs2		rsl	l	fun	ct3	imn	1[4:0]	opc	ode	S-type
i	mm[12 10:	:5]	П		rs2		rsl	l	fun	ct3	imm[4:1[11]	opc	ode	B-type
	imm[31:12]							I	d	opc	ode	U-type			
	imm[20 10:1 11 19:12]							I	d	opc	ode	J-type			

l				RV32I	Base Instru	iction Se	et		
ן י			im	m[31:12]			rd	0110111	LUI
ı			im	m[31:12]			rd	0010111	AUIPC
1		imi	n[20	10:1 11 19	9:12		rd	1101111	JAL
1	ir	nm[11:0	0]		rs1 000		rd	1100111	JALR
1	imm[12]10):5]	-	rs2	rsl	000	imm[4:1 11]	1100011	BEQ
1	imm[12]10):5]		rs2	rsl	001	imm[4:1]11]	1100011	BNE
1	imm[12]10):5]		rs2	rsl	100	imm[4:1 11]	1100011	BLT
1	imm[12]10):5]		rs2	rsl	101	imm[4:1]11]	1100011	BGE
1	imm[12]10):5]		rs2	rsl	110	imm[4:1 11]	1100011	BLTU
1	imm[12]10):5]		rs2	rsl	111	imm[4:1]11]	1100011	BGEU
1	iı	nm[11:0	0]		rsl	000	rd	0000011	LB
I	ir	nm[11:0	0]		rsl	001	rd	0000011	LH
]		nm[11:0	-		rsl	010	rd	0000011	LW
	iı	nm[11:0	0]		rsl	100	rd	0000011	LBU
1		nm[11:0	0]		rsl	101	rd	0000011	LHU
I	imm[11:	4		rs2	rsl	000	imm[4:0]	0100011	SB
	imm[11:	5		rs2	rsl	001	imm[4:0]	0100011	SH
]	imm[11:			rs2	rsl	010	imm[4:0]	0100011	SW
]		nm[11:0	4		rsl	000	rd	0010011	ADDI
		nm[11:0	-		rsl	010	$^{\mathrm{rd}}$	0010011	SLTI
]		nm[11:0			rsl	011	rd	0010011	SLTIU
		nm[11:0	1		rsl	100	$^{\mathrm{rd}}$	0010011	XORI
		nm[11:0	-		rsl	110	rd	0010011	ORI
- [nm[11:0	-		rsl	111	rd	0010011	ANDI
- [0000000			shamt	rsl	001	rd	0010011	SLLI
- 1	0000000			shamt	rsl	101	rd	0010011	SRLI
- [0100000		5	shamt	rsl	101	rd	0010011	SRAI
- 1	0000000			rs2	rsl	000	rd	0110011	ADD
-	0100000			rs2	rsl	000	rd	0110011	SUB
ļ	0000000			rs2	rsl	001	rd	0110011	SLL
ļ	0000000			rs2	rsl	010	rd	0110011	SLT
ļ	0000000			rs2	rsl	011	rd	0110011	SLTU
-	0000000			rs2	rsl	100	rd	0110011	XOR
ļ	0000000			rs2	rsl	101	rd	0110011	SRL
-	0100000			rs2	rsl	101	rd	0110011	SRA
-	0000000			rs2	rsl	110	rd	0110011	OR
_	0000000		,	rs2	rs1	111	rd	0110011	AND
ļ	0000	pre		succ	00000	000	00000	0001111	FENCE.I
H	0000	000		0000	00000	001	00000	0001111	
ļ		000000			00000		00000	1110011	ECALL
-	000	000000	001		00000	000	00000	1110011	EBREAK
H		CSF			rsl	001	rd	1110011	CSRRW
ŀ	csr			rs1 rs1	010 011	rd rd	1110011 1110011	CSRRS	
ł		CST				101	rd	1110011	CSRRWI
.					zimm	110	rd rd	1110011	CSRRSI
ł		CST			zimm	111	rd rd	1110011	CSRRSI
1		CSF			ZHIIII	111	DI	1110011	Connui



RISC-V REGISTERS

- Hardware uses registers for variables
- Registers are:
 - Small memories of a fixed size (32-bit in RV32I)
 - Can be read or written
 - Limited in number (32 registers in RISC V)
 - Very fast and low power to access







RISC-V REGISTERS

- Program counter (pc)
- 32 integer registers (x0-x31)
 - x0 always contains a 0
 - x1 to hold the return address on a call
- 32 floating-point (FP) registers (f0-f31)
 - Each can contain a single- or double-precision FP value (32-bit or 64-bit IEEE FP)
 - Is an extension
- FP status register (fsr), used for FP rounding mode and exception reporting

XLEN-1	0	FLEN-1	0
x0 / zero		f0	
x1		f1	
x2		f2	
х3		f3	
x4		f4	
x 5		f5	
ж6		f6	
x7		f7	
8x		f8	
x9		f9	
x10		f10	
x11		f11	
x12		f12	
x13		f13	
x14		f14	
x15		f15	
x16		f16	
x17		f17	
x18		f18	
x19		f19	
x20		f20	
x21		f21	
x22		f22	
x23		f23	
x24		f24	
x25		f25	
x26		f26	
x27		f27	
x28		f28	
x29		f29	
x30		f30	
x31		f31	
XLEN		FLEN	
XLEN-1	0	31	0
рс		fcsr	
XLEN		32	



RISC-V REGISTERS

Registers description


#	Name	Usage
x0	zero	Hard-wired zero
x1	ra	Return address
x2	sp	Stack pointer
х3	gp	Global pointer
x4	tp	Thread pointer
x5	t0	Temporaries
х6	t1	(Caller-save registers)
x7	t2	
x8	s0/fp	Saved register / Frame pointer
x9	s 1	Saved register
x10	a0	Function arguments /
x11	a1	Return values
x12	a2	Function arguments
x13	a3	
x14	a4	
x15	a5	

#	Name	Usage
x16	a6	Function arguments
x17	a7	
x18	s2	Saved registers
x19	s3	(Callee-save registers)
x20	s4	
x21	s5	
x22	s6	
x23	s7	
x24	s8	
x25	s9	
x26	s10	
x27	s11	
x28	t3	Temporaries
x29	t4	(Caller-save registers)
x30	t5	
x31	t6	
	рс	Program counter



RISC-V DATA TYPES

- Integer data of 1, 2, 4, or 8 bytes
 - Data values
 - Addresses (untyped pointers)
- Floating point data of 4 or 8 bytes (with F or D extension)
- No aggregated types such as arrays or structures
 - Just contiguously allocated bytes in memory







RISC-V INSTRUCTION ENCODING

- ❖ 16, 32, 48, 64 ... bits length encoding
- Base instruction set (RV32) always has fixed 32-bit instructions lowest two bits = 11_2
- All branches and jumps have targets at 16-bit granularity (even in base ISA where all instructions are fixed 32 bits)



Byte Address:

base+4

base+2



RISC-V INSTRUCTION ENCODING

- By convention, RISC-V instructions are each
 - \square 1 word = 4 bytes = 32 bits

31

- Divide the 32 bits of instruction into "fields"
 - □ Regular field sizes → simpler hardware
 - Will need some variation
- Define 6 types of instruction formats:
 - R-Format
 - I-Format
 - S-Format
 - U-Format
 - SB-Format
 - UJ-Format





THE 6 INSTRUCTION FORMATS


- R-Format: instructions using 3 register inputs
 - □ Eg. add, xor, mul, arithmetic/logical ops
- I-Format: instructions with immediates, loads
 - □ Eg. addi, lw, jalr, slli
- S-Format: store instructions
 - □ Eg. sw, sb
- SB-Format: branch instructions
 - □ Eg. beq, bge
- U-Format: instructions with upper immediates
 - □ Eg. lui, auipc
 - upper immediate is 20-bits
- UJ-Format: the jump instruction
 - 🗆 Eg. jal





4 CORE RISC-V INSTRUCTION FORMATS


- Aligned on a four-byte boundary in memory
- Sign bit of immediates always on bit 31 of instruction
- Register fields never move





6 RISC-V INSTRUCTION FORMATS

Variants







IMMEDIATE ENCODING VARIANTS

- Immediate produced by each base instruction format
 - Instruction bit (inst[y])

31	30	20	19	12	11	10	5	4	1	0	
		inst[3	B1] —			inst[30:25]	inst	[24:21]	inst[20]	I-immediate
											_
		— inst[3	81] —			inst	30:25]	inst	[11:8]	inst[7]	S-immediate
			-								
		inst[31] —	_		inst['	7] inst[30:25]	inst	[11:8]	0	B-immediate
										1	
inst[31]	inst	[30:20]	inst[19:12]			— (0 —			U-immediate
					<u> </u>						
_	- inst[31]	<u> </u>	inst[19:12]	inst[2	[0] inst[30:25]	inst	[24:21]	0	J-immediate
		,			NI A	- J	, J				
		31 30 V funct7	25 24	21 ¥ 20 rs2	19 rs1	15 14 V 12 funct3	_	8 7 rd	6 ♥ 0 opcode	R-type	
		imm[11] imm	[10:5] imm	[4:1] imm[0]	rs1	funct3	<u> </u>	rd	opcode		
				[4.1] mmn[0]	151	Tuncts	1 '				
		[imm[11] imm	[10:5]	rs2	rs1	funct3	imm[4:1]	imm[0]	opcode	S-type	
		[imm[12] imm	[10:5]	rs2	rs1	funct3	imm[4:1]	imm[11] opcode	SB-type	
		imm[31]	imm[30):20]	imm[19:1	.5] imm[14:12	2] 1	rd	opcode	U-type	
22 —		imm[20] imm	[10:5] imm	[4:1] imm[11	imm[10:1	.5] imm[14:12)]],	rd	opcode	III.tvno	






- Define "fields" of the following number of bits each:
 - \Box 7 + 5 + 5 + 3 + 5 + 7 = 32




Each field has a name:



- Each field is viewed as its own unsigned int
 - 5-bit fields can represent any number 0-31, while 7-bit fields can represent any number 0-128, etc








- opcode (7): partially specifies operation
- funct7+funct3 (10): combined with opcode, these two fields describe what operation to perform
- rs1 (5): 1st operand ("source register 1")
- rs2 (5): 2nd operand (second source register)
- rd (5): "destination register" receives the result of the computation
- Recall: RISCV has 32 registers
 - \square A 5-bit field can represent exactly 2^5 = 32 things (interpret as the register numbers x0-x31)






- R-Format example
 - □ RISC V Instructions: add x5, x6, x7
 - Field representation (decimal):



Field representation (binary):



- ☐ Hex representation: 0x 0073 02B3
- Decimal representation: 7,537,331
 - Called a Machine Language Instruction





All RV32 R-Format instructions

							_
	0000000	rs2	rs1	000	rd	0110011	ADD
	0100000	rs2	rs1	000	rd	0110011	SUB
	0000000	rs2	rs1	001	rd	0110011	SLL
	0000000	rs2	rs1	010	$^{\mathrm{rd}}$	0110011	SLT
	0000000	rs2	rs1	011	rd	0110011	SLTU
	0000000	rs2	rs1	100	rd	0110011	XOR
	0000000	rs2	rs1	101	rd	0110011	SRL
	0100000	rs2	rs1	101	rd	0110011	SRA
	0000000	rs2	rs1	110	rd	0110011	OR
	0000000	rs2	rs1	111	rd	0110011	AND
-			1	<u> </u>		+	_

Different encoding in funct7 + funct3 selects different operations






- What about instructions with immediates?
 - □ 5-bit field too small for most immediates
- Ideally, RISCV would have only one instruction format (for simplicity)
 - Unfortunately here we need to compromise
- Define new instruction format that is mostly consistent with R-Format
 - First notice that, if instruction has immediate, then it uses at most 2 registers (1 src, 1 dst)






- Define "fields" of the following number of bits each:
 - \square 12 + 5 + 3 + 5 + 7 = 32 bits




Field names:



- * Key Concept: Only imm field is different from R-format:
 - rs2 and funct7 replaced by 12-bit signed immediate, imm[11:0]







- opcode (7): uniquely specifies the instruction
- rs1 (5): specifies a register operand
- rd (5): specifies destination register that receives the result of the computation
- immediate (12): 12-bit number
 - All computations are done in words, so 12-bit immediate must be extended to 32-bits
 - Always sign-extended to 32-bits before use in an arithmetic operation
 - □ Can represent 2¹² different immediates
 - imm[11:0] can hold values in range [-211, +211]





- I-Format example
 - □ RISCV Instruction: addi x15, x1, -50
 - Field representation (binary):



- ☐ Hex representation: 0xFCE0 8793
- Decimal representation: 4,242,573,203





All RV32 I-Format instructions

imm[11:0	1	rs1 rs1	100	rd rd	0010011 0010011	XORI ORI
imm[11:0		rs1	111	rd	0010011	ANDI
0000000	shamt	rs1	001	rd	0010011	SLLI
AT 1-10 (AT 1-10 AT 1-				_		
0000000	shamt	rs1	101	$^{\mathrm{rd}}$	0010011	SRLI
(1) 00000	shamt	rs1	101	rd	0010011	SRAI


One of the higher-order immediate bits is used to distinguish "shift right logical" (SRLI) from "shift right arithmetic" (SRAI) "Shift-by-immediate" instructions only use lower 5 bits of the immediate value for shift amount (can only shift by 0-31 bit positions)





MEMORY OPERANDS

- RISC V uses byte addressing which means that each word requires 4 bytes
- When addressing consecutive words, memory address increments by 4





MEMORY OPERANDS (LITTLE VS BIG ENDIAN)


- Little Endian Byte Order:
 - The LSB of the data is placed at the byte with the lowest address
- Big Endian Byte Order:
 - The MSB of the data is placed at the byte with the lowest address
- RISC V is Little Endian





MEMORY OPERANDS (LITTLE VS BIG ENDIAN)

- Little Endian example
 - □ Data: 0x33221100








MEMORY OPERANDS (LITTLE VS BIG ENDIAN)

- Big Endian example
 - Data: 0x33221100








I-FORMAT (LOAD) INSTRUCTIONS

Load instructions are also I-Format




- The 12-bit signed immediate is added to the base address in register rs1 to form the memory address
 - This is very similar to the add-immediate operation but used to create address, not to create the final result
- Value loaded from memory is stored in rd





I-FORMAT (LOAD) INSTRUCTIONS

- I-Format (Load) instruction Example
 - \square RISC V instruction: lw x14, 8(x2)







I-FORMAT (LOAD) INSTRUCTIONS

All RV32 I-Format (Load) instruction

imm[11:0]	rs1	000	rd	0000011	LB
imm[11:0]	rs1	001	rd	0000011	LH
imm[11:0]	rs1	010	rd	0000011	LW
imm[11:0]	rs1	100	rd	0000011	LBU
imm[11:0]	rs1	101	rd	0000011	LHU
			. []		1 ~-


funct3 field encodes size and signedness of load data

- LBU is "load unsigned byte"
- LH is "load halfword", which loads 16 bits (2 bytes) and signextends to fill the destination 32-bit register
- LHU is "load unsigned halfword", which zero-extends 16 bits to fill the destination 32-bit register
- There is no LWU in RV32, because there is no sign/zero extension needed when copying 32 bits from a memory location into a 32-bit register






- Store needs to read two registers, rs1 for base memory address, and rs2 for data to be stored, as well as needs immediate offset
- Can't have both rs2 and immediate in the same place as other instructions
- Note: stores don't write a value to the register file, no rd
- RISC-V design decision is to move low 5 bits of immediate to where rd field was in other instructions – keep rs1/rs2 fields in same place
 - Register names more critical than immediate bits in hardware design







- S-Format instruction example
 - \square RISC V instruction: sw x14, 8(x2)







All RV32 S-Format instruction

				V 9	8
imm[11:5]	rs2	rs1	000	$\mathrm{imm}[4:0]$	0100011
imm[11:5]	rs2	rs1	001	$\mathrm{imm}[4:0]$	0100011
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011
-					

SB

SH

SW





C TO RISC-V

- ***** C:
 - \Box a = b + c (a -> x1, b -> x2, c -> x3)
- * RISC V:
 - □ add x1, x2, x3
- ***** C:
 - \Box d = e f (d -> x3, e -> x4, f -> x5)
- * RISC V:
 - □ sub x3, x4, x5





C TO RISC-V

- ***** C:
 - \Box a = b + c + d e (x10 -> a, x1 -> b, x2 -> c, x3 -> d, x4 -> e)
- * RISC V:
 - \square add x10, x1, x2 # a_temp = b + c
 - \square add x10, x10, x3 # a_temp = a_temp + d
 - \square sub x10, x10, x4 # a = a_temp e





C TO RISC-V

- ***** C:
 - \Box f = g 10 (x3 -> f, x4 -> g)
- * RISC V:
 - □ addi x3, x4, -10
- ***** C:
 - \Box f = g (x3 -> f, x4 -> g)
- * RISC V:
 - □ add x3, x4, x0

