

# Advanced Computer Architecture

## **MEMORY ELEMENTS**

Dennis A. N. Gookyi






Memory Elements





## BIG PICTURE: BUILDING A PROCESSOR

Single cycle processor






How do we store one bit?






First Attempt: Unstable Devices







First Attempt: Unstable Devices




Does not work!

- Unstable
- Oscillates wildly!






- Second Attempt: Bistable Devices
  - Stable and unstable equilibria




In stable state,  $\overline{A} = B$ 






Third Attempt: Set-Reset Latch







Third Attempt: Set-Reset Latch



S	R	Q	$\overline{\overline{Q}}$
0	0		
0	1		
1	0		
1	1		


A	В	OR	NOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0

Set-Reset (S-R) Latch Stores a value Q and its complement





Third Attempt: Set-Reset Latch



S	R	Q	$\overline{\overline{Q}}$
0	0		
0	1	0	1
1	0		
1	1		


A	В	OR	NOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0

Set-Reset (S-R) Latch Stores a value Q and its complement





Third Attempt: Set-Reset Latch



A	В	OR	NOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0

S	R	Q	$\overline{\overline{\mathbf{Q}}}$
0	0		
0	1	0	1
1	0	1	0
1	1		

Set-Reset (S-R) Latch Stores a value Q and its complement


What are the values for Q and  $\overline{Q}$ ?

- a) 0 and 0
- b) 0 and 1
- c) 1 and 0
- d) 1 and 1





Third Attempt: Set-Reset Latch



If Q is 1, will stay 1 if Q is 0, will stay 0

S	R	Q	$\overline{\overline{Q}}$
0	0	Q	$\overline{\mathbb{Q}}$
0	1	0	1
1	0	1	0
1	1		


A	В	OR	NOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0

Set-Reset (S-R) Latch Stores a value Q and its complement





Third Attempt: Set-Reset Latch



S	R	Q	$\overline{\overline{Q}}$
0	0	Q	$\overline{\overline{Q}}$
0	1	0	1
1	0	1	0
1	1	?	?


A	В	OR	NOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0

What happens when S,R changes from 1,1 to 0,0?





Third Attempt: Set-Reset Latch



A	В	OR	NOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0

S	R	Q	$\overline{\mathbf{Q}}$
0	0	Q	$\overline{\mathbf{Q}}$
0	1	0	1
1	0	1	0
1	1	forbi	dden

Set-Reset (S-R) Latch Stores a value Q and its complement


What happens when S,R changes from 1,1 to 0,0?

Q and  $\overline{Q}$  become unstable and will oscillate wildly between values 0,0 to 1,1 to 0,0 to 1,1 ...





Third Attempt: Set-Reset Latch



S	Q	_
R	$\overline{\mathbb{Q}}$	

S	R	Q	$\overline{\mathbf{Q}}$	
0	0	Q	$\overline{\mathbf{Q}}$	hold
0	1	0	1	reset
1	0	1	0	set
1	1	forbidden		

Set-Reset (S-R) Latch Stores a value Q and its complement







- Third Attempt: Set-Reset Latch
- Set-Reset (SR) Latch can store one bit and we can change the value of the stored bit
  - Issue: SR Latch has a forbidden state








Fill in the truth table?







Fill in the truth table?

#### Data (D) Latch

- Easier to use than an SR latch
- No possibility of entering an undefined state

### When D changes, Q changes

immediately (...after a delay of 2 Ors and 2 NOTs)

Need to control when the output changes

D-	1	<b>-</b> S	Ç	2
	- <del> </del> >>-	R	Ç	<u>5</u> -
	D	Q	Q	
	0	0	1	
	1	1	0	

Α	В	OR	NOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0




- Set-Reset (SR) Latch can store one bit and we can change the value of the stored bit
  - Issue: SR Latch has a forbidden state
  - (Unclocked) D Latch can store and change a bit like an SR Latch while avoiding the forbidden state
    - How do we coordinate state changes to a D Latch?





## **CLOCKS**

- Clock helps coordinate state changes
  - Usually generated by an oscillating crystal
  - Fixed period
  - Frequency = 1/period







Clock disciplines

### Level sensitive


State changes when clock is high (or low)



## Edge triggered

State changes at clock edge

positive edge-triggered




negative edge-triggered



# CLOCKS


- Clock Methodology
  - Negative edge, synchronous



Edge-Triggered → signals must be stable near falling edge








 Inverter prevents SR Latch from entering 1,1 state

D	Q	$\overline{\mathbb{Q}}$	
0			Reset
1			Set






 Inverter prevents SR Latch from entering 1,1 state

	D	Q	Q	
	0	0	1	Rese
	1	1	0	Set
•				
ı				






C = 1, D Latch transparent:
 set/reset (according to D)
C = 0, D Latch opaque:
 keep state (ignore D)

- Level sensitive
- Inverter prevents SR Latch from entering 1,1 state
- C enables changes

С	D	Q	$\overline{\mathbb{Q}}$	
0	0			No
0	1			No Change
1	0			Reset
1	1			Set






C = 1, D Latch transparent:
 set/reset (according to D)
C = 0, D Latch ongque:

C = 0, D Latch *opaque*: keep state (ignore D)

5	1	1	forbidden		
	1	0	1	0	set
	0	1	0	1	reset
	0	0	Q	$\overline{\mathbb{Q}}$	hold
	S	R	Q	$\overline{\mathbb{Q}}$	




- Level sensitive
- Inverter prevents SR Latch from entering 1,1 state
- C enables changes

С	D	Q	Q
0	0	Q	Q
0	1	Q	Q
1	0	0	1
1	1	1	0

Reset


Set.






What is the value of Q at A & B?

- a) A = 0, B = 0
- b) A = 0, B = 1
- c) A = 1, B = 0
- d) A = 1, B = 1



clk	D	Q	$\overline{\mathbb{Q}}$
0	0	Q	Q
0	1	Q	Q
1	0	0	1
1	1	1	0






What is the value of Q at A & B?

a) 
$$A = 0, B = 0$$

b) 
$$A = 0, B = 1$$


c) 
$$A = 1, B = 0$$

d) 
$$A = 1, B = 1$$



clk	D	Q	Q
0	0	Q	Q
0	1	Q	$\overline{\mathbb{Q}}$
1	0	0	1
1	1	1	0






Level Sensitive D Latch

Clock high:

set/reset (according to D)


Clock low:

keep state (ignore D)



clk	D	Q	$\overline{\mathbb{Q}}$
0	0	Q	$\overline{\mathbb{Q}}$
0	1	Q	$\overline{\mathbb{Q}}$
1	0	0	1
1	1	1	0

D flip-flop



- Edge-Triggered
- Data captured when the clock is high
- Output changes only on falling edges

- Master-Slave Flip Flop
  - Outputs change only on falling edges
  - Data is captured on rising edges
- 1 cycle delay but works out perfectly data for the next stage is ready 1 cycle ahead of time





D flip-flop

Clock = 1: L1 transparent L2 opaque

When CLK rises (0→1), now X can change, Q does not change D passes through L1 to X

D Q Q

Clk C C L1

L1


L2

X passes through L2 to Q


Clock = 0: L1 opaque
L2 transparent clk-

When *CLK* falls  $(1 \rightarrow 0)$ ,

**Q** gets X, X cannot change




What is the value of Q at A & B?




$$A = 0, B = 0$$

- b) A = 0, B = 1
- c) A = 1, B = 0
- d) A = 1, B = 1



X

What is the value of Q at A & B?






- Set-Reset (SR) Latch can store one bit and we can change the value of the stored bit
  - SR Latch has a forbidden state
- (Unclocked) D Latch can store and change a bit like an SR Latch while avoiding a forbidden state
- An Edge-Triggered D Flip-Flip (aka Master-Slave D Flip-Flip) stores one bit
  - The bit can be changed in a synchronized fashion on the edge of a clock signal
- How do we store more than one bit, N bits?






## **STORING MORE BITS**




- D flip-flops in parallel
- shared clock
- extra clocked inputs: write\_enable, reset, ...








## **STORING MORE BITS**



- D flip-flops in parallel
- shared clock
- extra clocked inputs: write\_enable, reset, ...









## BIG PICTURE: BUILDING A PROCESSOR

Single cycle processor





- Register file
  - N read/write registers
  - Indexed by register number








- Register file
  - N read/write registers
  - Indexed by register number

addix1, x0, 10




- How to write one register in the register file
  - Need a decoder







•	* 3-to-8 decoder truth table and circuit										
	<b>i2</b>	i1	iO	00	<b>o1</b>	<b>o2</b>	о3	<b>o4</b>	<b>o5</b>	<b>o6</b>	ο7
	0	0	0								
	0	0	1								
	0	1	0								
	0	1	1								
	1	0	0								
	1	0	1								
	1	1	0								
	1	1	1								




















- Register file
  - N read/write registers
  - Indexed by register number

add x1, x0, x5


How to read from two registers?

Need a multiplexor






- Register file
  - N read/write registers
  - Indexed by register number
- Implementation:
  - D flip flops to store bits
  - Decoder for each write port
  - Mux for each read port






- Register file
  - N read/write registers
  - Indexed by register number
- Implementation:
  - D flip flops to store bits
  - Decoder for each write port
  - Mux for each read port






- Register file
  - Very fast (a few gate delays for both read and write)
  - + Adding extra ports is straightforward
  - Doesn't scale
     e.g. 32Mb register file with
     32 bit registers
     Need 32x 1M-to-1 multiplexor
     and 32x 20-to-1M decoder
     How many logic gates/transistors?






## BIG PICTURE: BUILDING A PROCESSOR

Single cycle processor






- Need a shared bus (or shared bit line)
  - Many FlipFlops/outputs/etc. connected to single wire
  - Only one output drives the bus at a time







- Tri-State Buffers
  - □ If enabled (E=1), then Q=D
  - Otherwise, Q is not connected (z = high impedance)





Ε	D	Q
0	0	Z
0	1	Z
1	0	0
1	1	1





- Tri-State Buffers
  - $\square$  If enabled (E=1), then Q = D
  - Otherwise, Q is not connected (z = high impedance)











- Tri-State Buffers
  - □ If enabled (E=1), then Q=D
  - Otherwise, Q is not connected (z = high impedance)



Е	D	Q
0	0	Z
0	1	Z
1	0	0
1	1	1








- Tri-State Buffers
  - $\square$  If enabled (E=1), then Q = D
  - Otherwise, Q is not connected (z = high impedance)


**AND** 

0

0


0







- Tri-State Buffers
  - □ If enabled (E=1), then Q=D
  - Otherwise, Q is not connected (z = high impedance)



<b>D</b> -0		( 1	-9			off Q on	0
	Λ	В	0.0	NOD	, <del>–</del>	•	

**Gnd** 

Α	В	AND	NAND
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0


A	В	OR	NOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0





#### Tri-State Buffers


- $\square$  If enabled (E=1), then Q = D
- Otherwise, Q is not connected (z = high impedance)



Ε	D	Q
0	0	Z
0	1	Z
1	0	0
1	1	1

A	В	AND	NAND
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0


Α	В	OR	NOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0







Shared bus



Tri-state Buffers allow scaling since multiple registers can be connected to a single output, while only one register actually drives the output






- Storage Cells + bus
- Inputs: Address, Data (for writes)
- Outputs: Data (for reads)
- Also need R/W signal (not shown)

- ❖ N address bits -> 2<sup>N</sup> words total
- M data bits -> each word M bits
- How many address bits are necessary for a 4M x 8 SRAM module?

**Address** 


4M word lines that are each 8 bits wide






- Storage Cells + bus
- Decoder selects a word line
- R/W selector determines access type

Word line is then coupled to the data lines.






- ❖ How do we design a 4 x 2 Memory Module?
  - □ 4 word lines that are each 2 bits wide






- ❖ How do we design a 4 x 2 Memory Module?
  - 4 word lines that are each 2 bits wide








- ❖ How do we design a 4 x 2 Memory Module?
  - 4 word lines that are each 2 bits wide






- ❖ How do we design a 4 x 2 Memory Module?
  - 4 word lines that are each 2 bits wide





### **SRAM CELL**


- ❖ Typical SRAM cell
  - □ Each cell stores one bit, and requires 4 8 transistors (6 is typical)







#### **SRAM CELL**




Each cell stores one bit, and requires 4 – 8 transistors (6 is typical) Read:

- pre-charge B and  $\overline{B}$  to  $V_{\text{supply}}/2$
- pull word line high
- cell pulls B or  $\overline{B}$  low, sense amp detects voltage difference





### SRAM CELL



Each cell stores one bit, and requires 4 – 8 transistors (6 is typical) Read:

- pre-charge B and  $\overline{B}$  to  $V_{\text{supply}}/2$
- pull word line high
- cell pulls B or  $\overline{B}$  low, sense amp detects voltage difference


#### Write:

- pull word line high
  - drive B and  $\overline{B}$  to flip cell





- ❖ How do we design a 4 x 2 Memory Module?
  - □ 4 word lines that are each 2 bits wide Bit Line







- ❖ How do we design a 4M x 8 Memory Module?
  - ☐ 4M word lines that are each 8 bits wide D<sub>in</sub> 1/2 8


Address — 4M x 8 SRAM

Chip Select — Write Enable—Output Enable —



- ❖ How do we design a 4M x 8 Memory Module?
  - ☐ 4M word lines that are each 8 bits wide


#### 4M x 8 SRAM








- ❖ How do we design a 4M x 8 Memory Module?
  - 4M word lines that are each 8 bits wide




Shared Data Bus






Dynamic-RAM (DRAM)






- Dynamic-RAM (DRAM)
  - Data values require constant refresh






- Dynamic-RAM (DRAM)
  - Data values require constant refresh










- pre-charge B and  $\overline{B}$  to  $V_{\text{supply}}/2$
- pull word line high
- <sup>72</sup> cell pulls B low, sense amp detects voltage difference











#### word line

bit line

2) Drive B high i.e. B = 1 Charges capacitor

Each cell stores one bit, and requires 1 transistors

#### Read:


- pre-charge B and  $\overline{B}$  to  $V_{\text{supply}}/2$
- pull word line high
- cell pulls B low, sense amp detects voltage difference

#### Write:

- 73 pull word line high
  - drive B charges capacitor



- Dynamic-RAM (DRAM)
  - Data values require constant refresh





- Register File tradeoffs
  - + Very fast (a few gate delays for both read and write)
  - + Adding extra ports is straightforward
  - Expensive, doesn't scale
  - Volatile
- Volatile Memory alternatives: SRAM, DRAM, ...
  - Slower
  - + Cheaper, and scales well
  - Volatile
- Non-Volatile Memory (NV-RAM): Flash, EEPROM, ...
  - + Scales well
  - Limited lifetime; degrades after 100000 to 1M writes

