




Advanced Computer Architecture

INTRODUCTION TO RISC-V

Dennis A. N. Gookyi





CONTENTS


❖ Introduction to RISC-V





BIG PICTURE: BUILDING A PROCESSOR

❖ Single cycle processor






CPU

❖ Central Processing Unit


- ❑ PC (Program Counter)
 - Address of next instruction
- ❑ Register file
 - Heavily used program data
- ❑ ALU (Arithmetic and Logic Unit)
 - Arithmetic operations
 - Logical operations
 - Control logic
 - Control instruction fetch, decoding, and execution





CPU



❖ The life of a CPU





INSTRUCTION SET ARCHITECTURE (ISA)

- ❖ Above: How to program a machine
 - Processors execute instructions in sequence
- ❖ Below: What needs to be built
 - Use a variety of tricks to make it run fast
- ❖ Instruction set
- ❖ Processor registers
- ❖ Memory addressing modes
- ❖ Data types and representations
- ❖ Byte ordering





INSTRUCTION SET ARCHITECTURE (ISA)

❖ Mainstream ISAs



x86

Designer	Intel, AMD
Bits	16-bit, 32-bit and 64-bit
Introduced	1978 (16-bit), 1985 (32-bit), 2003 (64-bit)
Design	CISC
Type	Register-memory
Encoding	Variable (1 to 15 bytes)
Endianness	Little

Macbooks & PCs
(Core i3, i5, i7, M)
x86 Instruction Set



ARM architectures

Designer	ARM Holdings
Bits	32-bit, 64-bit
Introduced	1985; 31 years ago
Design	RISC
Type	Register-Register
Encoding	AArch64/A64 and AArch32/A32 use 32-bit instructions, T32 (Thumb-2) uses mixed 16- and 32-bit instructions. ARMv7 user-space compatibility ^[1]
Endianness	Bi (little as default)

Smartphone-like devices
(iPhone, Android), Raspberry Pi, Embedded systems
ARM Instruction Set



RISC-V

Designer	University of California, Berkeley
Bits	32, 64, 128
Introduced	2010
Version	2.2
Design	RISC
Type	Load-store
Encoding	Variable
Branching	Compare-and-branch
Endianness	Little


Versatile and open-source
Relatively new, designed for cloud computing, embedded systems, academic use
RISC V Instruction Set





THE RISC-V INSTRUCTION SET

- ❖ A completely open ISA that is freely available to academia and industry
- ❖ Fifth RISC ISA design developed at UC Berkeley
 - RISC-I (1981), RISC-II (1983), SOAR (1984), SPUR (1989), and RISC-V (2010)
- ❖ Now managed by the RISC-V Foundation (<http://riscv.org>)
- ❖ Typical of many modern ISAs
 - See RISC-V Reference Card (or Green Card)
- ❖ Similar ISAs have a large share of the embedded core market
 - Applications in consumer electronics, network/storage equipment, cameras, printers





FREE OPEN ISA ADVANTAGES

- ❖ Greater innovation via free-market competition
 - From many core designers, closed-source and open-source
- ❖ Shared open-core designs
 - Shorter time to market, lower cost from reuse, fewer errors given more eyeballs, transparency makes it difficult for government agencies to add secret trap doors
- ❖ Processors becoming affordable for more devices
 - Help expand the Internet of Things (IoT), which could cost as little as \$1
- ❖ Software stack survives for a long time
- ❖ Make architectural research and education more real
 - Fully open hardware and software stacks





RISC-V ISAS

- ❖ Three base integer ISAs, one per address width
 - RV32I, RV64I, RV128I
 - RV32I: Only 40 instructions defined
 - RV32E: Reduced version of RV32I with 16 registers for embedded systems
- ❖ Standard extensions
- ❖ Standard RISC encoding in a fixed 32-bit instruction format
- ❖ C extension offers shorter 16-bit versions of common 32-bit RISC-V instructions (can be intermixed with 32-bit instructions)

Name	Extension
M	Integer Multiply/Divide
A	Atomic Instructions
F	Single-precision FP
D	Double-precision FP
G	General-purpose (= IMAFD)
Q	Quad-precision FP
C	Compressed Instructions



RISC-V ISA

Free & Open **RISC-V** Reference Card

❖ The RISC V “Green Card”

Base Integer Instructions: RV32I, RV64I, and RV128I					RV Privileged Instructions				
Category	Name	Fmt	RV32I Base	+RV{64,128}	Category	Name	RV mnemonic		
Loads	Load Byte	I	LB rd,rs1,imm		CSR Access	Atomic R/W	CSR{RW} rd,csr,rs1		
	Load Halfword	I	LH rd,rs1,imm			Atomic Read & Set Bit	CSR{RS} rd,csr,rs1		
	Load Word	I	LW rd,rs1,imm	L{D Q} rd,rs1,imm		Atomic Read & Clear Bit	CSR{RW} rd,csr,rs1		
	Load Byte Unsigned	I	LBU rd,rs1,imm			Atomic R/W Imm	CSR{RWI} rd,csr,imm		
	Load Half Unsigned	I	LHU rd,rs1,imm	L{W D}U rd,rs1,imm		Atomic Read & Set Bit Imm	CSR{RSI} rd,csr,imm		
Stores	Store Byte	S	SB rs1,rs2,imm		Atomic Read & Clear Bit Imm	CSR{RCI} rd,csr,imm			
	Store Halfword	S	SH rs1,rs2,imm			Environment Breakpoint	EBREAK		
	Store Word	S	SW rs1,rs2,imm	S{D Q} rs1,rs2,imm		Environment Return	ERET		
Shifts	Shift Left	R	SLL rd,rs1,rs2	SLL{W D} rd,rs1,rs2	Trap Redirect to Supervisor	Redirect Trap to Hypervisor	MRTS		
	Shift Left Immediate	I	SLLI rd,rs1,shamt	SLLI{W D} rd,rs1,shamt		Redirect Trap to Supervisor	MRTS		
	Shift Right	R	SRL rd,rs1,rs2	SRL{W D} rd,rs1,rs2		Hypervisor Trap to Supervisor	HRTS		
	Shift Right Immediate	I	SRLI rd,rs1,shamt	SRLI{W D} rd,rs1,shamt	Interrupt Wait for Interrupt	Wait for Interrupt	WFI		
	Shift Right Arithmetic	R	SRA rd,rs1,rs2	SRA{W D} rd,rs1,rs2		Supervisor FENCE	SFENCE.VM rs1		
	Shift Right Arith Imm	I	SRAI rd,rs1,shamt	SRAI{W D} rd,rs1,shamt					
Arithmetic	ADD	R	ADD rd,rs1,rs2	ADD{W D} rd,rs1,rs2	Optional Compressed (16-bit) Instruction Extension: RVC				
	ADD Immediate	I	ADDI rd,rs1,imm	ADDI{W D} rd,rs1,imm	Category	Name	Fmt	RVC	RVI equivalent
	SUBtract	R	SUB rd,rs1,rs2	SUB{W D} rd,rs1,rs2	Loads	Load Word	CI	C.LW rd',rs1',imm	LW rd',rs1',imm*4
Logical	XOR	R	XOR rd,rs1,rs2			Load Word SP	CI	C.LWSP rd,imm	LW rd,sp,imm*4
	XOR Immediate	I	XORI rd,rs1,imm			Load Double	CI	C.LD rd',rs1',imm	LD rd',rs1',imm*8
	OR	R	OR rd,rs1,rs2			Load Double SP	CI	C.LDSP rd,imm	LD rd,sp,imm*8
AND	OR Immediate	I	ORI rd,rs1,imm			Load Quad	CI	C.LQ rd',rs1',imm	LQ rd',rs1',imm*16
	AND	R	AND rd,rs1,rs2			Load Quad SP	CI	C.LQSP rd,imm	LQ rd,sp,imm*16
	AND Immediate	I	ANDI rd,rs1,imm		Stores	Store Word	CS	C.SW rs1',rs2',imm	SW rs1',rs2',imm*4
Compare	Set <	R	SLT rd,rs1,rs2			Store Word SP	CS	C.SWSP rs2,imm	SW rs2,sp,imm*4
	Set < Immediate	I	SLTI rd,rs1,imm			Store Double	CS	C.SD rs1',rs2',imm	SD rs1',rs2',imm*8
	Set < Unsigned	R	SLTU rd,rs1,rs2			Store Double SP	CS	C.SDSP rs2,imm	SD rs2,sp,imm*8
Branches	Set < Imm Unsigned	I	SLTIU rd,rs1,imm			Store Quad	CS	C.SQ rs1',rs2',imm	SQ rs1',rs2',imm*16
	Branch =	SB	BEQ rs1,rs2,imm			Store Quad SP	CS	C.SQSP rs2,imm	SQ rs2,sp,imm*16
	Branch ≠	SB	BNE rs1,rs2,imm		Arithmetic	ADD	CR	C.ADD rd,rs1	ADD rd,rd,rs1
Jump & Link	Branch <	SB	BLT rs1,rs2,imm			ADD Word	CR	C.ADDW rd,rs1	ADDW rd,rd,imm
	Branch ≥	SB	BGE rs1,rs2,imm			ADD Immediate	CI	C.ADDI rd,imm	ADDI rd,rd,imm
	Branch < Unsigned	SB	BLTU rs1,rs2,imm			ADD Word Imm	CI	C.ADDIW rd,imm	ADDIW rd,rd,imm
Jump & Link Register	Branch ≥ Unsigned	SB	BGEU rs1,rs2,imm			ADD SP Imm * 16	CI	C.ADDI16SP x0,imm	ADDI sp,sp,imm*16
	Jump	UJ	JAL rd,imm			ADD SP Imm * 4	CIW	C.ADDI4SPW rd',imm	ADDI rd',sp,imm*4
	Jump & Link Register	UJ	JALR rd,rs1,imm			Load Immediate	CI	C.LI rd,imm	ADDI rd,x0,imm
System	Synch thread	I	FENCE			Load Upper Imm	CI	C.LUI rd,imm	LUI rd,imm
	Synch Instr & Data	I	FENCE.I			MoVe	CI	C.MV rd,rs1	ADD rd,rs1,x0
	System CALL	I	SCALL			SUB	CR	C.SUB rd,rs1	SUB rd,rd,rs1
Counters	System BREAK	I	SBREAK		Shifts	Shift Left Imm	CI	C.SLLI rd,imm	SLLI rd,rd,imm
	Read CYCLE	I	RDCCYCLE rd			Branch=0	CB	C.BEQZ rs1',imm	BEQ rs1',x0,imm
	Read CYCLE upper Half	I	RDCCYCLEH rd			Branch≠0	CB	C.BNEZ rs1',imm	BNE rs1',x0,imm
Read TIME	Read TIME	I	RDTIME rd		Jump	Jump	CJ	C.J imm	JAL x0,imm
	Read TIME upper Half	I	RDTIMEH rd			Jump Register	CR	C.JR rd,rs1	JALR x0,rs1,0
	Read INSTR RETired	I	RDINSTRET rd		Jump & Link	J&L	CJ	C.JAL imm	JAL ra,imm
Read INSTR upper Half	Read INSTR RETired	I	RDINSTRETH rd			Jump & Link Register	CR	C.JALR rs1	JALR ra,rs1,0
					System Env. BREAK		CI	C.EBREAK	EBREAK

32-bit Instruction Formats

	31	30	25	24	21	20	19	15	14	12	11	8	7	6	0
R	funct7				rs2		rs1		funct3			rd			opcode
I					imm[11:0]				rs1		funct3				opcode
S					rs2		rs1		funct3			imm[4:0]			opcode
SB	imm[12]				imm[10:5]		rs2		rs1		funct3	imm[4:1]		imm[1]	opcode
UJ														rd	opcode
	imm[20]				imm[10:1]				imm[11]			imm[19:12]			rd

16-bit (RVC) Instruction Formats

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CI					funct4				rd/rs1							op
CS					funct3				imm			rd/rs1			imm	op
CSS					funct3							imm			rs2	op
CIW					funct3										rd'	op
CL					funct3				imm			imm			rd'	op
CS					funct3				imm			rs1'			rs2'	op
CB					funct3				offset			rs1'			offset	op
CJ					funct3										jump target	op

RISC-V Integer Base (RV32I/64I/128I), privileged, and optional compressed extension (RVC). Registers x1-x31 and the pc are 32 bits wide in RV32I, 64 in RV64I, and 128 in RV128I (x0=0). RV64I/128I add 10 instructions for the wider formats. The RVI base of <50 classic integer RISC instructions is required. Every 16-bit RVC instruction matches an existing 32-bit RVI instruction. See risc.org.



RISC-V ISA

❖ RV32I Base ISA

31	27	26	25	24	20	19	15	14	12	11	7	6	0	
funct7				rs2		rs1		funct3		rd		opcode		R-type
imm[11:0]						rs1		funct3		rd		opcode		I-type
imm[11:5]				rs2		rs1		funct3		imm[4:0]		opcode		S-type
imm[12 10:5]				rs2		rs1		funct3		imm[4:1 11]		opcode		B-type
imm[31:12]										rd		opcode		U-type
imm[20 10:1 11 19:12]										rd		opcode		J-type


RV32I Base Instruction Set

imm[31:12]					rd		0110111		LUI
imm[31:12]					rd		0010111		AUIPC
imm[20 10:1 11 19:12]					rd		1101111		JAL
imm[11:0]			rs1	000	rd		1100111		JALR
imm[12 10:5]		rs2	rs1	000	imm[4:1 11]		1100011		BEQ
imm[12 10:5]		rs2	rs1	001	imm[4:1 11]		1100011		BNE
imm[12 10:5]		rs2	rs1	100	imm[4:1 11]		1100011		BLT
imm[12 10:5]		rs2	rs1	101	imm[4:1 11]		1100011		BGE
imm[12 10:5]		rs2	rs1	110	imm[4:1 11]		1100011		BLTU
imm[12 10:5]		rs2	rs1	111	imm[4:1 11]		1100011		BGEU
imm[11:0]			rs1	000	rd		0000011		LB
imm[11:0]			rs1	001	rd		0000011		LH
imm[11:0]			rs1	010	rd		0000011		LW
imm[11:0]			rs1	100	rd		0000011		LBU
imm[11:0]			rs1	101	rd		0000011		LHU
imm[11:5]		rs2	rs1	000	imm[4:0]		0100011		SB
imm[11:5]		rs2	rs1	001	imm[4:0]		0100011		SH
imm[11:5]		rs2	rs1	010	imm[4:0]		0100011		SW
imm[11:0]			rs1	000	rd		0010011		ADDI
imm[11:0]			rs1	010	rd		0010011		SLTI
imm[11:0]			rs1	011	rd		0010011		SLTIU
imm[11:0]			rs1	100	rd		0010011		XORI
imm[11:0]			rs1	110	rd		0010011		ORI
imm[11:0]			rs1	111	rd		0010011		ANDI
0000000		shamt	rs1	001	rd		0010011		SLLI
0000000		shamt	rs1	101	rd		0010011		SRLI
0100000		shamt	rs1	101	rd		0010011		SRAI
0000000		rs2	rs1	000	rd		0110011		ADD
0100000		rs2	rs1	000	rd		0110011		SUB
0000000		rs2	rs1	001	rd		0110011		SLL
0000000		rs2	rs1	010	rd		0110011		SLT
0000000		rs2	rs1	011	rd		0110011		SLTU
0000000		rs2	rs1	100	rd		0110011		XOR
0000000		rs2	rs1	101	rd		0110011		SRL
0100000		rs2	rs1	101	rd		0110011		SRA
0000000		rs2	rs1	110	rd		0110011		OR
0000000		rs2	rs1	111	rd		0110011		AND
0000		pred	succ	00000	000	00000	0001111		FENCE
0000		0000	0000	00000	001	00000	0001111		FENCE.I
00000000000000				00000	000	00000	1110011		ECALL
00000000000001				00000	000	00000	1110011		EBREAK
csr			rs1	001	rd		1110011		CSR.W
csr			rs1	010	rd		1110011		CSR.RS
csr			rs1	011	rd		1110011		CSR.RC
csr			zimm	101	rd		1110011		CSR.WI
csr			zimm	110	rd		1110011		CSR.RSI
csr			zimm	111	rd		1110011		CSR.CI



RISC-V REGISTERS

- ❖ Hardware uses registers for variables
- ❖ Registers are:
 - Small memories of a fixed size (32-bit in RV32I)
 - Can be read or written
 - Limited in number (32 registers in RISC V)
 - Very fast and low power to access





RISC-V REGISTERS

- ❖ Program counter (pc)
- ❖ 32 integer registers (x0-x31)
 - x0 always contains a 0
 - x1 to hold the return address on a call
- ❖ 32 floating-point (FP) registers (f0-f31)
 - Each can contain a single- or double-precision FP value (32-bit or 64-bit IEEE FP)
 - Is an extension
- ❖ FP status register (fcsr), used for FP rounding mode and exception reporting

XLEN-1	0	FLEN-1	0
x0 / zero		f0	
x1		f1	
x2		f2	
x3		f3	
x4		f4	
x5		f5	
x6		f6	
x7		f7	
x8		f8	
x9		f9	
x10		f10	
x11		f11	
x12		f12	
x13		f13	
x14		f14	
x15		f15	
x16		f16	
x17		f17	
x18		f18	
x19		f19	
x20		f20	
x21		f21	
x22		f22	
x23		f23	
x24		f24	
x25		f25	
x26		f26	
x27		f27	
x28		f28	
x29		f29	
x30		f30	
x31		f31	
XLEN		FLEN	
XLEN-1	0	31	0
pc		fcsr	
XLEN		32	





RISC-V REGISTERS

❖ Registers description


#	Name	Usage
x0	zero	Hard-wired zero
x1	ra	Return address
x2	sp	Stack pointer
x3	gp	Global pointer
x4	tp	Thread pointer
x5	t0	Temporaries (Caller-save registers)
x6	t1	
x7	t2	
x8	s0/fp	Saved register / Frame pointer
x9	s1	Saved register
x10	a0	Function arguments / Return values
x11	a1	
x12	a2	Function arguments
x13	a3	
x14	a4	
x15	a5	

#	Name	Usage
x16	a6	Function arguments
x17	a7	
x18	s2	Saved registers (Callee-save registers)
x19	s3	
x20	s4	
x21	s5	
x22	s6	
x23	s7	
x24	s8	
x25	s9	
x26	s10	Temporaries (Caller-save registers)
x27	s11	
x28	t3	
x29	t4	
x30	t5	
x31	t6	
	pc	Program counter



RISC-V DATA TYPES


- ❖ Integer data of 1, 2, 4, or 8 bytes
 - Data values
 - Addresses (untyped pointers)
- ❖ Floating point data of 4 or 8 bytes (with F or D extension)
- ❖ No aggregated types such as arrays or structures
 - Just contiguously allocated bytes in memory





RISC-V INSTRUCTION ENCODING

- ❖ 16, 32, 48, 64 ... bits length encoding
- ❖ Base instruction set (RV32) always has fixed 32-bit instructions
lowest two bits = 11_2
- ❖ All branches and jumps have targets at 16-bit granularity
(even in base ISA where all instructions are fixed 32 bits)





RISC-V INSTRUCTION ENCODING

- ❖ By convention, RISC-V instructions are each

- ☐ 1 word = 4 bytes = 32 bits



- ❖ Divide the 32 bits of instruction into “fields”

- ☐ Regular field sizes → simpler hardware
- ☐ Will need some variation

- ❖ Define 6 types of instruction formats:

- ☐ R-Format
- ☐ I-Format
- ☐ S-Format
- ☐ U-Format
- ☐ SB-Format
- ☐ UJ-Format





THE 6 INSTRUCTION FORMATS

- ❖ R-Format: instructions using 3 register inputs
 - Eg. add, xor, mul, arithmetic/logical ops
- ❖ I-Format: instructions with immediates, loads
 - Eg. addi, lw, jalr, slli
- ❖ S-Format: store instructions
 - Eg. sw, sb
- ❖ SB-Format: branch instructions
 - Eg. beq, bge
- ❖ U-Format: instructions with upper immediates
 - Eg. lui, auipc
 - upper immediate is 20-bits
- ❖ UJ-Format: the jump instruction
 - Eg. jal






4 CORE RISC-V INSTRUCTION FORMATS

- ❖ Aligned on a four-byte boundary in memory
- ❖ Sign bit of immediates always on bit 31 of instruction
- ❖ Register fields never move

Additional opcode bits/immediate


Additional opcode bits

7-bit opcode field (but low 2 bits = 11_2)



6 RISC-V INSTRUCTION FORMATS

❖ Variants





Based on the handling of the immediates



IMMEDIATE ENCODING VARIANTS

❖ Immediate produced by each base instruction format

□ Instruction bit (inst[y])







R-FORMAT INSTRUCTIONS

❖ Define “fields” of the following number of bits each:

□ $7 + 5 + 5 + 3 + 5 + 7 = 32$



❖ Each field has a name:




❖ Each field is viewed as its own unsigned int

□ 5-bit fields can represent any number 0-31, while 7-bit fields can represent any number 0-128, etc





R-FORMAT INSTRUCTIONS



- ❖ opcode (7): partially specifies operation
- ❖ funct7+funct3 (10): combined with opcode, these two fields describe what operation to perform
- ❖ rs1 (5): 1st operand ("source register 1")
- ❖ rs2 (5): 2nd operand (second source register)
- ❖ rd (5): "destination register" — receives the result of the computation
- ❖ Recall: RISC-V has 32 registers
 - A 5-bit field can represent exactly $2^5 = 32$ things (interpret as the register numbers x0-x31)







R-FORMAT INSTRUCTIONS

❖ R-Format example

- ❑ RISC V Instructions: add x5, x6, x7
- ❑ Field representation (decimal):



- ❑ Field representation (binary):



- ❑ Hex representation: 0x 0073 02B3
- ❑ Decimal representation: 7,537,331
 - Called a Machine Language Instruction





R-FORMAT INSTRUCTIONS

❖ All RV32 R-Format instructions

0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	SLL
0000000	rs2	rs1	010	rd	0110011	SLT
0000000	rs2	rs1	011	rd	0110011	SLTU
0000000	rs2	rs1	100	rd	0110011	XOR
0000000	rs2	rs1	101	rd	0110011	SRL
0100000	rs2	rs1	101	rd	0110011	SRA
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND

Different encoding in funct7 + funct3 selects different operations





I-FORMAT INSTRUCTIONS

- ❖ What about instructions with immediates?
 - 5-bit field too small for most immediates

- ❖ Ideally, RISC-V would have only one instruction format (for simplicity)
 - Unfortunately here we need to compromise

- ❖ Define new instruction format that is mostly consistent with R-Format
 - First notice that, if instruction has immediate, then it uses at most 2 registers (1 src, 1 dst)







I-FORMAT INSTRUCTIONS

❖ Define “fields” of the following number of bits each:

□ $12 + 5 + 3 + 5 + 7 = 32$ bits



❖ Field names:




❖ Key Concept: Only imm field is different from R-format:

□ rs2 and funct7 replaced by 12-bit signed immediate, imm[11:0]





I-FORMAT INSTRUCTIONS



- ❖ opcode (7): uniquely specifies the instruction
- ❖ rs1 (5): specifies a register operand
- ❖ rd (5): specifies destination register that receives the result of the computation
- ❖ immediate (12): 12-bit number
 - All computations are done in words, so 12-bit immediate must be extended to 32-bits
 - Always sign-extended to 32-bits before use in an arithmetic operation
 - Can represent 2^{12} different immediates
 - imm[11:0] can hold values in range $[-2^{11}, +2^{11}]$






I-FORMAT INSTRUCTIONS

❖ I-Format example

- ❑ RISC-V Instruction: `addi x15, x1, -50`
- ❑ Field representation (binary):



- ❑ Hex representation: `0xFCE0 8793`
- ❑ Decimal representation: `4,242,573,203`





I-FORMAT INSTRUCTIONS

❖ All RV32 I-Format instructions

imm[11:0]		rs1	000	rd	0010011	ADDI
imm[11:0]		rs1	010	rd	0010011	SLTI
imm[11:0]		rs1	011	rd	0010011	SLTIU
imm[11:0]		rs1	100	rd	0010011	XORI
imm[11:0]		rs1	110	rd	0010011	ORI
imm[11:0]		rs1	111	rd	0010011	ANDI
0000000	shamt	rs1	001	rd	0010011	LLI
0000000	shamt	rs1	101	rd	0010011	SRLI
0100000	shamt	rs1	101	rd	0010011	SRAI

One of the higher-order immediate bits is used to distinguish “shift right logical” (SRLI) from “shift right arithmetic” (SRAI)


“Shift-by-immediate” instructions only use lower 5 bits of the immediate value for shift amount (can only shift by 0-31 bit positions)





MEMORY OPERANDS

- ❖ RISC V uses byte addressing which means that each word requires 4 bytes
- ❖ When addressing consecutive words, memory address increments by 4





MEMORY OPERANDS (LITTLE VS BIG ENDIAN)

❖ Little Endian Byte Order:

- The LSB of the data is placed at the byte with the lowest address

❖ Big Endian Byte Order:

- The MSB of the data is placed at the byte with the lowest address

❖ RISC V is Little Endian






MEMORY OPERANDS (LITTLE VS BIG ENDIAN)

❖ Little Endian example

□ Data: 0x33221100






MEMORY OPERANDS (LITTLE VS BIG ENDIAN)

❖ Big Endian example


□ Data: 0x33221100





I-FORMAT (LOAD) INSTRUCTIONS

- ❖ Load instructions are also I-Format



- ❖ The 12-bit signed immediate is added to the base address in register rs1 to form the memory address
 - This is very similar to the add-immediate operation but used to create address, not to create the final result
- ❖ Value loaded from memory is stored in rd






I-FORMAT (LOAD) INSTRUCTIONS

❖ I-Format (Load) instruction Example

□ RISC V instruction: lw x14, 8(x2)





I-FORMAT (LOAD) INSTRUCTIONS

- ❖ All RV32 I-Format (Load) instruction

imm[11:0]	rs1	000	rd	0000011	LB
imm[11:0]	rs1	001	rd	0000011	LH
imm[11:0]	rs1	010	rd	0000011	LW
imm[11:0]	rs1	100	rd	0000011	LBU
imm[11:0]	rs1	101	rd	0000011	LHU

↑
funct3 field encodes size and
signedness of load data


- ❖ LBU is “load unsigned byte”
- ❖ LH is “load halfword”, which loads 16 bits (2 bytes) and sign-extends to fill the destination 32-bit register
- ❖ LHU is “load unsigned halfword”, which zero-extends 16 bits to fill the destination 32-bit register
- ❖ There is no LWU in RV32, because there is no sign/zero extension needed when copying 32 bits from a memory location into a 32-bit register





S-FORMAT INSTRUCTIONS


- ❖ Store needs to read two registers, rs1 for base memory address, and rs2 for data to be stored, as well as needs immediate offset
- ❖ Can't have both rs2 and immediate in the same place as other instructions
- ❖ Note: stores don't write a value to the register file, no rd
- ❖ RISC-V design decision is to move low 5 bits of immediate to where rd field was in other instructions – keep rs1/rs2 fields in same place
 - ❑ Register names more critical than immediate bits in hardware design





S-FORMAT INSTRUCTIONS

- ❖ S-Format instruction example
 - RISC V instruction: `sw x14, 8(x2)`





S-FORMAT INSTRUCTIONS

❖ All RV32 S-Format instruction

imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW





C TO RISC-V



C:

□ $a = b + c$ ($a \rightarrow x1, b \rightarrow x2, c \rightarrow x3$)



RISC V:

□ add x1, x2, x3



C:

□ $d = e - f$ ($d \rightarrow x3, e \rightarrow x4, f \rightarrow x5$)



RISC V:

□ sub x3, x4, x5





C TO RISC-V



C:

□ $a = b + c + d - e$ (x10 \rightarrow a, x1 \rightarrow b, x2 \rightarrow c, x3 \rightarrow d, x4 \rightarrow e)



RISC V:

□ add x10, x1, x2 # a_temp = b + c

□ add x10, x10, x3 # a_temp = a_temp + d

□ sub x10, x10, x4 # a = a_temp - e





C TO RISC-V

❖ C:

□ $f = g - 10$ (x3 \rightarrow f, x4 \rightarrow g)

❖ RISC V:

□ `addi x3, x4, -10`

❖ C:

□ $f = g$ (x3 \rightarrow f, x4 \rightarrow g)

❖ RISC V:

□ `add x3, x4, x0`

