




# **Computer Architecture & Microprocessor System**

## **END OF SEMESTER PROJECT 1: SMART TRAFFIC LIGHT IMPLEMENTATION ON FPGA**


**Dennis A. N. Gookyi**





# CONTENTS

- ❖ End of semester project: Smart traffic light implementation on FPGA (Computer Architecture)



$L_A$ : Traffic Light on Lane A

$L_B$ : Traffic Light on Lane B

$T_A$ : Traffic Sensor on Lane A

$T_B$ : Traffic Sensor on Lane B





# SMART TRAFFIC LIGHT

❖ Implement a Smart Traffic Light Controller with the following attributes:

□ 2 inputs:


- Traffic sensors:  $T_A$ ,  $T_B$  (TRUE when there's traffic)

□ 2 outputs:

- Lights:  $L_A$ ,  $L_B$  (Red, Yellow, Green)

□ State Changes every 5 seconds

- Except if green and traffic, stay green



$L_A$ : Traffic Light on Lane A

$L_B$ : Traffic Light on Lane B

$T_A$ : Traffic Sensor on Lane A


$T_B$ : Traffic Sensor on Lane B





# SMART TRAFFIC LIGHT


- ❖ Write Verilog Codes and Testbench for the Traffic Light Controller with the following I/O ports
  - Inputs: CLK, Reset,  $T_A$ ,  $T_B$
  - Outputs:  $L_A$ ,  $L_B$





# SMART TRAFFIC LIGHT

- ❖ Implement the Traffic Light Controller on the Edge Artix 7 FPGA Board






# FPGA BOARD PIN MAPPING

## ❖ Slide Switches

- ❑ The EDGE board includes 16 SPDT slide switches for digital input
- ❑ These digital inputs are connected to Artix 7 FPGA through resistors for protection against short circuit
- ❑ Slide switch outputs constant high or constant low based on the user changing its position




```
# Switches
set_property -dict { PACKAGE_PIN L5 IOSTANDARD LVCMOS33 } [get_ports { sw[0] }];#LSB
set_property -dict { PACKAGE_PIN L4 IOSTANDARD LVCMOS33 } [get_ports { sw[1] }];
set_property -dict { PACKAGE_PIN M4 IOSTANDARD LVCMOS33 } [get_ports { sw[2] }];
set_property -dict { PACKAGE_PIN M2 IOSTANDARD LVCMOS33 } [get_ports { sw[3] }];
set_property -dict { PACKAGE_PIN M1 IOSTANDARD LVCMOS33 } [get_ports { sw[4] }];
set_property -dict { PACKAGE_PIN N3 IOSTANDARD LVCMOS33 } [get_ports { sw[5] }];
set_property -dict { PACKAGE_PIN N2 IOSTANDARD LVCMOS33 } [get_ports { sw[6] }];
set_property -dict { PACKAGE_PIN N1 IOSTANDARD LVCMOS33 } [get_ports { sw[7] }];
set_property -dict { PACKAGE_PIN P1 IOSTANDARD LVCMOS33 } [get_ports { sw[8] }];
set_property -dict { PACKAGE_PIN P4 IOSTANDARD LVCMOS33 } [get_ports { sw[9] }];
set_property -dict { PACKAGE_PIN T8 IOSTANDARD LVCMOS33 } [get_ports { sw[10] }];
set_property -dict { PACKAGE_PIN R8 IOSTANDARD LVCMOS33 } [get_ports { sw[11] }];
set_property -dict { PACKAGE_PIN N6 IOSTANDARD LVCMOS33 } [get_ports { sw[12] }];
set_property -dict { PACKAGE_PIN T7 IOSTANDARD LVCMOS33 } [get_ports { sw[13] }];
set_property -dict { PACKAGE_PIN P8 IOSTANDARD LVCMOS33 } [get_ports { sw[14] }];
set_property -dict { PACKAGE_PIN M6 IOSTANDARD LVCMOS33 } [get_ports { sw[15] }];#MSB
```



# FPGA BOARD PIN MAPPING

## ❖ Push Buttons

- ❑ The Board contains 5 Push buttons for providing momentary digital inputs
- ❑ They are connected to FPGA lines through resistors to prevent short circuit
- ❑ By default the switch is in Active low
- ❑ When the user pressed the push button they are driven high




### # Push Button

```
set_property -dict {PACKAGE_PIN K13 IOSTANDARD LVCMOS33 PULLDOWN true} [get_ports {pb[0]}}; #Button-top
set_property -dict {PACKAGE_PIN L14 IOSTANDARD LVCMOS33 PULLDOWN true} [get_ports {pb[1]}}; #Button-bottom
set_property -dict {PACKAGE_PIN M12 IOSTANDARD LVCMOS33 PULLDOWN true} [get_ports {pb[2]}}; #Button-left
set_property -dict {PACKAGE_PIN L13 IOSTANDARD LVCMOS33 PULLDOWN true} [get_ports {pb[3]}}; #Button-right
set_property -dict {PACKAGE_PIN M14 IOSTANDARD LVCMOS33 PULLDOWN true} [get_ports {pb[4]}}; #Button-center
```

# FPGA BOARD PIN MAPPING

## ❖ LEDs

- ❑ The Kit consists of 16 LEDs for displaying digital outputs
- ❑ These LEDs are connected to FPGA through a series of resistors
- ❑ Logic High signal turns ON LED and Logic Low signal turns OFF LED to demonstrate the digital output



### # LEDs

```
set_property -dict { PACKAGE_PIN J3      IOSTANDARD LVCMOS33 } [get_ports { led[0] }];#LSB
set_property -dict { PACKAGE_PIN H3      IOSTANDARD LVCMOS33 } [get_ports { led[1] }];
set_property -dict { PACKAGE_PIN J1      IOSTANDARD LVCMOS33 } [get_ports { led[2] }];
set_property -dict { PACKAGE_PIN K1      IOSTANDARD LVCMOS33 } [get_ports { led[3] }];
set_property -dict { PACKAGE_PIN L3      IOSTANDARD LVCMOS33 } [get_ports { led[4] }];
set_property -dict { PACKAGE_PIN L2      IOSTANDARD LVCMOS33 } [get_ports { led[5] }];
set_property -dict { PACKAGE_PIN K3      IOSTANDARD LVCMOS33 } [get_ports { led[6] }];
set_property -dict { PACKAGE_PIN K2      IOSTANDARD LVCMOS33 } [get_ports { led[7] }];
set_property -dict { PACKAGE_PIN K5      IOSTANDARD LVCMOS33 } [get_ports { led[8] }];
set_property -dict { PACKAGE_PIN P6      IOSTANDARD LVCMOS33 } [get_ports { led[9] }];
set_property -dict { PACKAGE_PIN R7      IOSTANDARD LVCMOS33 } [get_ports { led[10] }];
set_property -dict { PACKAGE_PIN R6      IOSTANDARD LVCMOS33 } [get_ports { led[11] }];
set_property -dict { PACKAGE_PIN T5      IOSTANDARD LVCMOS33 } [get_ports { led[12] }];
set_property -dict { PACKAGE_PIN R5      IOSTANDARD LVCMOS33 } [get_ports { led[13] }];
set_property -dict { PACKAGE_PIN T10     IOSTANDARD LVCMOS33 } [get_ports { led[14] }];
set_property -dict { PACKAGE_PIN T9      IOSTANDARD LVCMOS33 } [get_ports { led[15] }];#MSB
```






# FPGA BOARD PIN MAPPING

## ❖ 2x16 LCD

- ❑ The EDGE board consists of 2x16 LCD interface at the female connector J7
- ❑ LCD display is interfaced in the 8-bit data mode, RS pin is used to select data/command mode, and En pin is used to enable the LCD



### # 2x16 LCD

```
set_property -dict { PACKAGE_PIN P3 IOSTANDARD LVCMOS33 } [get_ports {data[7]}];
set_property -dict { PACKAGE_PIN M5 IOSTANDARD LVCMOS33 } [get_ports {data[6]}];
set_property -dict { PACKAGE_PIN N4 IOSTANDARD LVCMOS33 } [get_ports {data[5]}];
set_property -dict { PACKAGE_PIN R2 IOSTANDARD LVCMOS33 } [get_ports {data[4]}];
set_property -dict { PACKAGE_PIN R1 IOSTANDARD LVCMOS33 } [get_ports {data[3]}];
set_property -dict { PACKAGE_PIN R3 IOSTANDARD LVCMOS33 } [get_ports {data[2]}];
set_property -dict { PACKAGE_PIN T2 IOSTANDARD LVCMOS33 } [get_ports {data[1]}];
set_property -dict { PACKAGE_PIN T4 IOSTANDARD LVCMOS33 } [get_ports {data[0]}];
set_property -dict { PACKAGE_PIN T3 IOSTANDARD LVCMOS33 } [get_ports {lcd_e}];
set_property -dict { PACKAGE_PIN P5 IOSTANDARD LVCMOS33 } [get_ports {lcd_rs}];
#LCD R/W pin is connected to ground by default.No need to assign LCD R/W Pin.
```

