


# Advanced Computer Architecture & Advanced Microprocessor System

## EDGE ARTIX 7 FPGA DEVELOPMENT BOARD

Dennis A. N. Gookyi






## **CONTENTS**

#### Board Details





Artix 7 FPGA development board







- Board Applications
  - Wireless control
  - Environment monitor
  - □ IoT (Internet of Things)
  - Product Prototyping
  - Image Processing
  - □ Video Processing
  - Audio Processing






#### Board Features


- ☐ Xilinx XC7A35T-1FTG256 Artix 7 FPGA
- 8MB SPI FLASH Memory
- □ 32MB SDRAM
- HDMI Out
- Micro SD Slot
- On-Board USB JTAG Programmer
- USB to UART Interface
- WIFI Interface
- Low Power Bluetooth Interface
- 12-bit VGA Interface
- 8 Channel SPI ADC
- Temperature Sensor
- LDR Interface
- □ SPI DAC
- □ 2×16 LCD Display
- ☐ 4 Digit Seven Segment Display
- □ 5v Buzzer
- CMOS Camera Interface
- ☐ TFT Display Interface





Block Diagram of EDGE Artix 7 FPGA Development Board









#### Power Supply

- EDGE Artix 7 development board can get 5V power from either
   USB JTAG Port U9 or External Power Supply connector J5
  - Switch SW2 can be used to select the source of power from USB or External Power Supply
- Board consists of 3 Voltage regulators 3.3v, 1.8v and 1v
  - The Kit requires a 3.3v supply for FPGA I/O, SDRAM, Clock, USB, ADC, DAC, FLASH, and so on
  - The 1.8v Voltage is for FPGA Auxiliary supply and ADC
  - The 1v power supply is dedicated for FPGA Core and Block RAM voltage






- Programming hardware
  - FPGA can be configured either from USB JTAG using Xilinx
     Vivado software or by on-board SPI FLASH Memory
  - FPGA configured through JTAG gets erased when the power supply is removed or by pressing the reset button SW1
  - □ To store the data permanently on FPGA, we have to store the configuration bit file to SPI FLASH Memory
  - It automatically reconfigures the FPGA after resetting or Power on
  - The EDGE Artix 7 FPGA Development board is fully compatible with the Xilinx Vivado design suite with on-board USB JTAG Interface





#### **USB UART**

- □ The EDGE Board includes FT2232H IC acts as USB UART Bridge to communicate board with the Windows PC COM port interface
- The UART Transmitter and Receiver lines of the FTDI chip is directly connected to the Artix 7 FPGA I/O pins for USB UART Communication




# USB UART
set\_property -dict { PACKAGE\_PIN C4 IOSTANDARD LVCMOS33 } [get\_ports {usb\_uart\_txd}];
set\_property -dict { PACKAGE\_PIN D4 IOSTANDARD LVCMOS33 } [get\_ports {usb\_uart\_rxd}];






#### WIFI Communication

- The EDGE Board contains On-board ESP8266 12F WIFI Module connected with Artix 7 FPGA through serial interface
- □ The range of communication for WIFI modem is 50 100 meter distance














- Bluetooth Communication
  - The EDGE contains low-power Bluetooth 4.0 BLE interface onboard
  - ☐ The Bluetooth Module CC2541 is serially interfaced with FPGA with Transmit and Receive lines






# Bluetooth

11 — set\_property -dict { PACKAGE\_PIN H14 IOSTANDARD LVCMOS33 } [get\_ports { Bluetooth\_txd }];
set\_property -dict { PACKAGE\_PIN J16 IOSTANDARD LVCMOS33 } [get\_ports { Bluetooth\_rxd }];





- Slide Switches
  - □ The EDGE board includes 16 SPDT slide switches for digital input
  - These digital inputs are connected to Artix 7 FPGA through resistors for protection against short circuit
  - Slide switch outputs constant high or constant low based on the user changing its position



```
# Switches
set_property -dict { PACKAGE PIN L5
                                      IOSTANDARD LVCMOS33
                    PACKAGE_PIN L4
set_property -dict
                                       IOSTANDARD LVCMOS33
                    PACKAGE PIN M4
set property -dict {
                                       IOSTANDARD LVCMOS33
set_property -dict {
                    PACKAGE_PIN M2
                                      IOSTANDARD LVCMOS33
                    PACKAGE_PIN M1
set_property -dict {
                                      IOSTANDARD LVCMOS33
                    PACKAGE_PIN N3
set_property -dict {
                                      IOSTANDARD LVCMOS33
                    PACKAGE_PIN N2
                                      IOSTANDARD LVCMOS33
   property -dict {
    property -dict {
                    PACKAGE PIN N1
                                       IOSTANDARD LVCMOS33
                    PACKAGE_PIN P1
                                       IOSTANDARD LVCMOS33
    property -dict {
   property -dict {
                    PACKAGE_PIN P4
                                      IOSTANDARD LVCMOS33
                                      IOSTANDARD LVCMOS33
   _property -dict {
                    PACKAGE_PIN T8
                    PACKAGE_PIN R8
set_property -dict {
                                       IOSTANDARD LVCMOS33
set_property -dict {
                    PACKAGE PIN N6
                                      IOSTANDARD LVCMOS33
                    PACKAGE_PIN T7
                                       IOSTANDARD LVCMOS33 }
set_property -dict { PACKAGE_PIN P8
set property -dict { PACKAGE PIN M6
```








#### Push Buttons

- The Board contains 5 Push buttons for providing momentary digital inputs
- They are connected to FPGA lines through resistors to prevent short circuit
- By default the switch is in Active low
- When the user pressed the push button they are driven high





set\_property -dict {PACKAGE\_PIN K13 IOSTANDARD LVCMOS33 PULLDOWN true} [get\_ports {pb[0]}]; #Button-top set\_property -dict {PACKAGE\_PIN L14 IOSTANDARD LVCMOS33 PULLDOWN true} [get\_ports {pb[1]}]; #Button-bottom set\_property -dict {PACKAGE\_PIN M12 IOSTANDARD LVCMOS33 PULLDOWN true} [get\_ports {pb[2]}]; #Button-left set\_property -dict {PACKAGE\_PIN L13 IOSTANDARD LVCMOS33 PULLDOWN true} [get\_ports {pb[3]}]; #Button-right set\_property -dict {PACKAGE\_PIN M14 IOSTANDARD LVCMOS33 PULLDOWN true} [get\_ports {pb[4]}]; #Button-center



#### LEDs

- The Kit consists of 16 LEDs for displaying digital outputs
- These LEDs are connected to FPGA through a series of resistors
- Logic High signal turns ON LED and Logic Low signal turns OFF LED to demonstrate the digital output


```
set_property -dict { PACKAGE_PIN J3
                                       IOSTANDARD LVCMOS33 }
                                                              [get_ports { led[0] }];#LSB
set property -dict { PACKAGE PIN H3
                                       IOSTANDARD LVCMOS33 }
                                                              [get ports {
set_property -dict { PACKAGE_PIN J1
                                       IOSTANDARD LVCMOS33 }
set_property -dict { PACKAGE_PIN K1
set_property -dict { PACKAGE_PIN L3
                                       IOSTANDARD LVCMOS33 }
set property -dict { PACKAGE PIN L2
                                       IOSTANDARD LVCMOS33 }
set_property -dict { PACKAGE_PIN K3
                                       IOSTANDARD LVCMOS33 }
set property -dict { PACKAGE PIN K2
                                       IOSTANDARD LVCMOS33 }
set_property -dict { PACKAGE PIN K5
set_property -dict { PACKAGE_PIN P6
                                       IOSTANDARD LVCMOS33 }
set_property -dict { PACKAGE_PIN R7
                                       IOSTANDARD LVCMOS33
set property -dict { PACKAGE PIN R6
                                       IOSTANDARD LVCMOS33 }
                                                              [get ports
set_property -dict { PACKAGE_PIN T5
                                       IOSTANDARD LVCMOS33 }
                                                              [get_ports
set property -dict { PACKAGE PIN R5
                                       IOSTANDARD LVCMOS33 }
set_property -dict { PACKAGE_PIN T10
                                       IOSTANDARD LVCMOS33 } [get_ports { led[14] }];
set property -dict { PACKAGE PIN T9
                                       IOSTANDARD LVCMOS33 } [get ports { led[15] }];#MSB
```







- Seven-segment Display
  - The EDGE Board consists of 4 digit 7 segment displays with common anode
  - Each of the seven segments contains LEDs that can be turned on by sending an active low signal
  - □ For example, to display digit 8 in the seven segments display
  - All the segments are enabled using an active low '0' signal



```
#7 segment display
set_property -dict { PACKAGE_PIN F2
                                       IOSTANDARD LVCMOS33 } [get_ports {digit[0]}]; #LSB
set property -dict { PACKAGE PIN E1
                                       IOSTANDARD LVCMOS33 } [get_ports {digit[1]}];
                                       IOSTANDARD LVCMOS33 } [get_ports {digit[2]}];
set property -dict { PACKAGE PIN G5
                                       IOSTANDARD LVCMOS33 } [get ports {digit[3]}]; #MSB
set property -dict { PACKAGE PIN G4
set_property -dict { PACKAGE_PIN G2
                                       IOSTANDARD LVCMOS33 } [get_ports {Seven_Seg[0]}];#A
set property -dict { PACKAGE PIN G1
                                       IOSTANDARD LVCMOS33 } [get_ports {Seven_Seg[1]}];#B
set property -dict { PACKAGE PIN H5
                                       IOSTANDARD LVCMOS33 } [get ports {Seven Seg[2]}];#C
set_property -dict { PACKAGE PIN H4
                                       IOSTANDARD LVCMOS33 } [get ports {Seven Seg[3]}];#D
set_property -dict { PACKAGE_PIN J5
                                       IOSTANDARD LVCMOS33 } [get_ports {Seven_Seg[4]}];#E
set property -dict { PACKAGE PIN J4
                                       IOSTANDARD LVCMOS33 } [get_ports {Seven_Seg[5]}];#F
set_property -dict { PACKAGE_PIN H2
                                       IOSTANDARD LVCMOS33 } [get_ports {Seven_Seg[6]}];#G
                                       IOSTANDARD LVCMOS33 } [get ports {Seven Seg[7]}];#DP
set property -dict { PACKAGE PIN H1
```








#### ❖ 2x16 LCD

- The EDGE board consists of 2x16 LCD interface at the female connector J7
- LCD display is interfaced in the 8-bit data mode, RS pin is used to select data/command mode, and En pin is used to enable the LCD



```
# 2x16 LCD
set_property -dict { PACKAGE_PIN P3 IOSTANDARD LVCMOS33 } [get_ports {data[7]}];
set_property -dict { PACKAGE_PIN M5 IOSTANDARD LVCMOS33 } [get_ports {data[6]}];
set_property -dict { PACKAGE_PIN N4 IOSTANDARD LVCMOS33 } [get_ports {data[5]}];
set_property -dict { PACKAGE_PIN R2 IOSTANDARD LVCMOS33 } [get_ports {data[4]}];
set_property -dict { PACKAGE_PIN R1 IOSTANDARD LVCMOS33 } [get_ports {data[3]}];
set_property -dict { PACKAGE_PIN R3 IOSTANDARD LVCMOS33 } [get_ports {data[2]}];
set_property -dict { PACKAGE_PIN R3 IOSTANDARD LVCMOS33 } [get_ports {data[1]}];
set_property -dict { PACKAGE_PIN T2 IOSTANDARD LVCMOS33 } [get_ports {data[0]}];
set_property -dict { PACKAGE_PIN T4 IOSTANDARD LVCMOS33 } [get_ports {data[0]}];
set_property -dict { PACKAGE_PIN T3 IOSTANDARD LVCMOS33 } [get_ports {lcd_e}];
set_property -dict { PACKAGE_PIN P5 IOSTANDARD LVCMOS33 } [get_ports {lcd_rs}];
set_property -dict { PACKAGE_PIN P5 IOSTANDARD LVCMOS33 } [get_ports {lcd_rs}];
set_property -dict { PACKAGE_PIN P5 IOSTANDARD LVCMOS33 } [get_ports {lcd_rs}];
set_property -dict { PACKAGE_PIN P5 IOSTANDARD LVCMOS33 } [get_ports {lcd_rs}];
set_property -dict { PACKAGE_PIN P5 IOSTANDARD LVCMOS33 } [get_ports {lcd_rs}];
set_property -dict { PACKAGE_PIN P5 IOSTANDARD LVCMOS33 } [get_ports {lcd_rs}];
set_property -dict { PACKAGE_PIN P5 IOSTANDARD LVCMOS33 } [get_ports {lcd_rs}];
set_property -dict { PACKAGE_PIN P5 IOSTANDARD LVCMOS33 } [get_ports {lcd_rs}];
set_property -dict { PACKAGE_PIN P5 IOSTANDARD LVCMOS33 } [get_ports {lcd_rs}];
set_property -dict { PACKAGE_PIN P5 IOSTANDARD LVCMOS33 } [get_ports {lcd_rs}];
set_property -dict { PACKAGE_PIN P5 IOSTANDARD LVCMOS33 } [get_ports {lcd_rs}];
set_property -dict { PACKAGE_PIN P5 IOSTANDARD LVCMOS33 } [get_ports {lcd_rs}];
set_property -dict { PACKAGE_PIN P5 IOSTANDARD LVCMOS33 } [get_ports {lcd_rs}];
set_property -dict { PACKAGE_PIN P5 IOSTANDARD LVCMOS33 } [get_ports {lcd_rs}];
set_property -dict { PACKAGE_PIN P5 IOSTANDARD LVCMOS33 } [get_ports {lcd_rs}];
set_property -dict { P
```





#### VGA

- The EDGE Board contains 12-bit VGA interface to generate VGA signals from FPGA and display the output in the VGA monitor
- □ The 12-bit VGA output a depth of 4096 colors in the Monitor
- Series resistors are used to construct DAC to implement VGA

interface


```
P1
      RED2
                                 Connector
      RED3
      GRN0
                                   RED
      GRN1
F15
                                   GREEN
      GRN2
E15
      GRN3
                                   BLUE
      BLU0
G12
      BLU<sub>2</sub>
H13
G14
F14
      HSYNC
      VSYNC
```

```
# VGA 12 bit
set_property -dict { PACKAGE_PIN F14 IOSTANDARD LVCMOS33 } [get_ports {vga_hsync}];
set_property -dict { PACKAGE_PIN H16 IOSTANDARD LVCMOS33 } [get_ports {vga_vsync}];
set_property -dict { PACKAGE_PIN D15 IOSTANDARD LVCMOS33 } [get_ports {vga_r[0]}];
set_property -dict { PACKAGE_PIN F12 IOSTANDARD LVCMOS33 } [get_ports {vga_r[1]}];
set_property -dict { PACKAGE_PIN F13 IOSTANDARD LVCMOS33 } [get_ports {vga_r[2]}];
set_property -dict { PACKAGE_PIN E16 IOSTANDARD LVCMOS33 } [get_ports {vga_r[3]}];
set_property -dict { PACKAGE_PIN D16 IOSTANDARD LVCMOS33 } [get_ports {vga_g[0]}];
set_property -dict { PACKAGE_PIN F15 IOSTANDARD LVCMOS33 } [get_ports {vga_g[1]}];
set_property -dict { PACKAGE_PIN E15 IOSTANDARD LVCMOS33 } [get_ports {vga_g[2]}];
set_property -dict { PACKAGE_PIN H11 IOSTANDARD LVCMOS33 } [get_ports {vga_g[3]}];
set_property -dict { PACKAGE_PIN H12 IOSTANDARD LVCMOS33 } [get_ports {vga_g[3]}];
set_property -dict { PACKAGE_PIN H12 IOSTANDARD LVCMOS33 } [get_ports {vga_b[0]}];
set_property -dict { PACKAGE_PIN H13 IOSTANDARD LVCMOS33 } [get_ports {vga_b[2]}];
set_property -dict { PACKAGE_PIN H13 IOSTANDARD LVCMOS33 } [get_ports {vga_b[2]}];
set_property -dict { PACKAGE_PIN H13 IOSTANDARD LVCMOS33 } [get_ports {vga_b[2]}];
set_property -dict { PACKAGE_PIN H13 IOSTANDARD LVCMOS33 } [get_ports {vga_b[2]}];
set_property -dict { PACKAGE_PIN H13 IOSTANDARD LVCMOS33 } [get_ports {vga_b[2]}];
set_property -dict { PACKAGE_PIN H13 IOSTANDARD LVCMOS33 } [get_ports {vga_b[2]}];
set_property -dict { PACKAGE_PIN H13 IOSTANDARD LVCMOS33 } [get_ports {vga_b[2]}];
set_property -dict { PACKAGE_PIN H13 IOSTANDARD LVCMOS33 } [get_ports {vga_b[2]}];
set_property -dict { PACKAGE_PIN H13 IOSTANDARD LVCMOS33 } [get_ports {vga_b[2]}];
set_property -dict { PACKAGE_PIN H13 IOSTANDARD LVCMOS33 } [get_ports {vga_b[2]}];
set_property -dict { PACKAGE_PIN H13 IOSTANDARD LVCMOS33 } [get_ports {vga_b[2]}];
set_property -dict { PACKAGE_PIN H13 IOSTANDARD LVCMOS33 } [get_ports {vga_b[2]}];
set_property -dict { PACKAGE_PIN H
```





- Stereo Jack
  - Stereo Audio Jack with low pass filter is connected to the FPGA
     I/O lines on the EDGE Board
  - Stereo Jack provides delta-sigma audio output










- Buzzer
  - The Edge board contains a piezo buzzer interface with FPGA through a transistor
  - 5v Buzzer is used to provide an alert tone
  - Buzzer's resonant frequency is 3.8 kHz (where you can expect its best performance)









#### Clock

- The Edge board contains a 50 MHz Oscillator to provide clock input to the FPGA
- The input clock can drive MMCMs or PLL to generate clocks of various frequencies and with known phase relationships that may be needed throughout a design







- TFT Display
  - The EDGE Board contains a TFT display interface at the J10 connector
  - TFT display communicates with FPGA through SPI protocol
  - □ SPI TFT is made of ST7732S SPI controller with 160x128 Display

```
P9 CS 3 RST 4 A0 SCK 7 SCK 7 8 Artix 7
```

```
# SPI TFT 1.8 inch
set_property -dict { PACKAGE_PIN T13 IOSTANDARD LVCMOS33 } [get_ports {tft_sck}];
set_property -dict { PACKAGE_PIN R10 IOSTANDARD LVCMOS33 } [get_ports {tft_sdi}];
set_property -dict { PACKAGE_PIN R11 IOSTANDARD LVCMOS33 } [get_ports {tft_dc}];
set_property -dict { PACKAGE_PIN N9 IOSTANDARD LVCMOS33 } [get_ports {tft_reset}];
set_property -dict { PACKAGE_PIN P9 IOSTANDARD LVCMOS33 } [get_ports {tft_ccs}];
```

J10 Connector







#### **❖** SDRAM

- □ The EDGE Board upgraded with 32MB of SDRAM. The 32MB SDRAM is a high-speed CMOS, dynamic random-access memory containing 268,435,456 bits
- It is internally configured as a quad-bank DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK)
- □ Each of the x16's 67,108,864-bit banks is organized as 8192 rows by 512 columns by 16 bits

```
        SDRAM_A0
        D11
        D8
        SDRAM_D0

        SDRAM_A1
        E11
        C8
        SDRAM_D1

        SDRAM_A2
        E13
        A8
        SDRAM_D2

        SDRAM_A2
        E13
        A8
        SDRAM_D2

        SDRAM_A2
        E13
        A9
        SDRAM_D3

        SDRAM_A2
        F3
        B9
        SDRAM_D3

        SDRAM_A2
        F3
        B10
        SDRAM_D3

        SDRAM_A2
        F3
        B10
        SDRAM_D6

        SDRAM_A2
        F1
        C14
        SDRAM_D6

        SDRAM_A2
        F1
        C14
        SDRAM_D6

        SDRAM_A3
        F3
        A14
        SDRAM_D6

        SDRAM_A3
        F3
        A14
        SDRAM_D6

        SDRAM_A3
        F3
        A14
        SDRAM_D6

        SDRAM_A3
        F3
        A14
        SDRAM_D1

        SDRAM_A3
        F3
        A14
        SDRAM_D1

        SDRAM_B41
        F4
        C19
        SDRAM_D1

        SDRAM_B41
        B15
        B11
        SDRAM_D1

        SDRAM_D41
        C16
        SDRAM_C4

        SDRAM_D41
        <
```





#256Mb SDRAM (Only available with latest version of board

PACKAGE PIN D8 IOSTANDARD LVCMOS33

PACKAGE\_PIN C8 IOSTANDARD LVCMOS33

PACKAGE PIN A8 IOSTANDARD LVCMOS33

PACKAGE PIN A9 IOSTANDARD LVCMOS33

[get\_ports { sdram\_dq[0] }];

sdram\_dq[1] }];

sdram\_dq[2] }];

sdram dq[3] }];

[get\_ports {

[get\_ports

[get ports

#### SDRAM SDRAM A0 SDRAM DO D11 SDRAM A1 SDRAM D1 E11 SDRAM A2 SDRAM D2 SDRAM A3 SDRAM D3 D14 SDRAM A4 SDRAM D4 SDRAM A5 SDRAM D5 **SDRAM** G2 SDRAM A6 SDRAM D6 Address -SDRAM A7 Lines SDRAM D7 SDRAM A8

A14 SDRAM A9 A13 SDRAM A10 SDRAM A11 SDRAM A12

SDRAM BA0 **B14** SDRAM BA1 **B15** 

SDRAM DQM0 E12 SDRAM DQM1 C16 SDRAM CLK

SDRAM CKE

**SDRAM** 

. Data Lines

SDRAM D8 SDRAM D9

SDRAM D13

SDRAM D10

SDRAM D11

SDRAM D12

SDRAM D14 SDRAM D15

<u>SDRAM</u> CAS SDRAM RAS

SDRAM WE SDRAM CS

```
sdram_dq[4] }];
                    PACKAGE PIN B9 IOSTANDARD LVCMOS33
                                                           get ports
                    PACKAGE PIN A10 IOSTANDARD LVCMOS33
                                                                       sdram_dq[5] }];
                    PACKAGE_PIN B10 IOSTANDARD LVCMOS33
                    PACKAGE PIN C14 IOSTANDARD LVCMOS33
                    PACKAGE_PIN A14 IOSTANDARD LVCMOS33
                                                           [get_ports
                                                                       sdram_dq[8] }];
                    PACKAGE PIN A13 IOSTANDARD LVCMOS33
                                                           get ports
                                                                       sdram dq[9] }];
                    PACKAGE PIN D9 IOSTANDARD LVCMOS33
                                                                       sdram_dq[10] }];
                    PACKAGE PIN D10 IOSTANDARD LVCMOS33
                    PACKAGE PIN C9 IOSTANDARD LVCMOS33
                                                                       sdram_dq[12] }];
                                                           get ports
                    PACKAGE PIN A12 IOSTANDARD LVCMOS33
                                                           [get_ports {
                                                                       sdram_dq[13] }];
                    PACKAGE_PIN B12 IOSTANDARD LVCMOS33
                                                           [get_ports { sdram_dq[14] }];
                    PACKAGE PIN B11 IOSTANDARD LVCMOS33
                    PACKAGE PIN D11 IOSTANDARD LVCMOS33
                                                           [get ports { sdram addr[0] }];#LSB
                    PACKAGE PIN E11 IOSTANDARD LVCMOS33
                                                           [get ports { sdram addr[1] }];
set property -dict
                    PACKAGE_PIN E13 IOSTANDARD LVCMOS33
                                                                       sdram_addr[2] }];
set_property -dict
                                                           [get_ports {
                                                                       sdram_addr[3] }];
                    PACKAGE_PIN D14 IOSTANDARD LVCMOS33
                                                           get ports
                    PACKAGE PIN F3 IOSTANDARD LVCMOS33
                                                                       sdram addr[4] }];
set property -dict
                                                           get ports
                    PACKAGE PIN G2 IOSTANDARD LVCMOS33
                                                                       sdram addr[5] }];
                    PACKAGE PIN G1 IOSTANDARD LVCMOS33
                                                           [get ports { sdram addr[6] }];
                    PACKAGE PIN H1
                                    IOSTANDARD LVCMOS33
                    PACKAGE PIN J5
                                                                       sdram addr[8]
set_property -dict
                                                           [get_ports
                    PACKAGE_PIN H2
                                                           [get_ports
                                                                       sdram_addr[9] }];
                                                                       sdram addr[10] }];
                    PACKAGE PIN J4
                                    IOSTANDARD LVCMOS33
                                                           [get ports {
                    PACKAGE PIN H4
                                                           [get ports { sdram addr[11] }];
                                    IOSTANDARD LVCMOS33
set_property -dict { PACKAGE_PIN B14 IOSTANDARD LVCMOS33 } [get_ports { sdram_ba[0] }];
set property -dict { PACKAGE PIN B15 IOSTANDARD LVCMOS33 } [get ports { sdram ba[1] }];
set property -dict { PACKAGE PIN E12 IOSTANDARD LVCMOS33 } [get ports { sdram dqm[0] }];
set property -dict { PACKAGE PIN C16 IOSTANDARD LVCMOS33 } [get ports { sdram dqm[1] }];
set property -dict { PACKAGE PIN D13 IOSTANDARD LVCMOS33 } [get ports { sdram clk }];
set property -dict { PACKAGE PIN A15 IOSTANDARD LVCMOS33 } [get ports { sdram cke }];
set_property -dict { PACKAGE_PIN C12 IOSTANDARD LVCMOS33 } [get_ports {
set property -dict { PACKAGE PIN C11 IOSTANDARD LVCMOS33 } [get ports {
set property -dict { PACKAGE PIN C13 IOSTANDARD LVCMOS33 } [get ports { sdram cas n }];
```

set property -dict { PACKAGE PIN B16 IOSTANDARD LVCMOS33 } [get ports { sdram ras n }];







- 20 Pin Expansion Connector / CMOS Camera Interface
  - Expansion connector J11 provides 16 I/O lines from Artix 7 FPGA to the external interface
  - Note: To interface OV7670 CMOS Camera with EDGE Board.
     Leave pin1 and pin2 unconnected
  - Connect pin3 of expansion connector to pin1 of CMOS Camera

5v       1       2        Connector         3v3       3       4       Gnd       3v3       1       2       Gnd         M16       5       6       N16       SIDC       3       4       SIDO         P15       7       8       P16       VSYNC       5       6       HREF         R15       9       10       R16       PCLK       7       8       XCLK         T14       11       12       T15       D7       9       10       D6         N13       13       14       P13       D5       11       12       D4         N14       15       16       P14       D3       13       14       D2         P10       17       18       P11       D1       15       16       D0         R12       19       20       T12       RESET       17       18       PWDN	J11 Connector				0,	OV7670 Camera			
M16       5       6       N16       SIDC       3       4       SIDO         P15       7       8       P16       VSYNC       5       6       HREF         R15       9       10       R16       PCLK       7       8       XCLK         T14       11       12       T15       D7       9       10       D6         N13       13       14       P13       D5       11       12       D4         N14       15       16       P14       D3       13       14       D2         P10       17       18       P11       D1       15       16       D0	5v	1 2				Connector			
P15       7       8       P16       VSYNC       5       6       HREF         R15       9       10       R16       PCLK       7       8       XCLK         T14       11       12       T15       D7       9       10       D6         N13       13       14       P13       D5       11       12       D4         N14       15       16       P14       D3       13       14       D2         P10       17       18       P11       D1       15       16       D0	3v3	3	4	Gnd	3v3	1	2	Gnd	S
R15 9 10 R16 PCLK 7 8 XCLK T14 11 12 T15 D7 9 10 D6 N13 13 14 P13 D5 11 12 D4 N14 15 16 P14 D3 13 14 D2 P10 17 18 P11 D1 15 16 D0	M16	5	6	N16	SIDC	3	4	SIDO	s
T14 11 12 T15 D7 9 10 D6  N13 13 14 P13 D5 11 12 D4  N14 15 16 P14 D3 13 14 D2  P10 17 18 P11 D1 15 16 D0	P15	7	8	P16	VSYNC	5	6	HREF	S
N13	R15	9	10	R16	PCLK	7	8	XCLK	S
N14 15 16 P14 D3 13 14 D2 P10 17 18 P11 D1 15 16 D0	T14	11	12	T15	D7	9	10	D6	S
P10 17 18 P11 D1 15 16 D0	N13	13	14	P13	D5	11	12	D4	
	N14	15	16	P14	D3	13	14	D2	
R12 19 20 T12 RESET 17 18 PWDN	P10	17	18	P11	D1	15	16	D0	
KIZ ED IZE KESET	R12	19	20	T12	RESET	17	18	PWDN	_

```
t_property -dict { PACKAGE_PIN M16 IOSTANDARD LVCMOS33} [get_ports {ov7670_sioc}];
t_property -dict { PACKAGE_PIN N16 IOSTANDARD LVCMOS33} [get_ports {ov7670_siod}];
t property -dict { PACKAGE PIN P15 IOSTANDARD LVCMOS33} [get ports {ov7670 vsync}];
t_property -dict { PACKAGE_PIN P16 IOSTANDARD LVCMOS33} [get_ports {ov7670_href}];
t property -dict { PACKAGE PIN R15 IOSTANDARD LVCMOS33}
                                                        [get ports {ov7670 pclk}];
t_property -dict { PACKAGE_PIN R16 IOSTANDARD LVCMOS33} [get_ports {ov7670_xclk}];
t property -dict { PACKAGE PIN T14 IOSTANDARD LVCMOS33} [get ports {ov7670 data[7]}];
t_property -dict { PACKAGE_PIN T15 IOSTANDARD LVCMOS33}
                                                        [get_ports {ov7670_data[6]}];
t_property -dict { PACKAGE_PIN N13 IOSTANDARD LVCMOS33} [get_ports {ov7670_data[5]}];
t property -dict { PACKAGE PIN P13 IOSTANDARD LVCMOS33} [get ports {ov7670 data[4]}];
t_property -dict { PACKAGE_PIN N14 IOSTANDARD LVCMOS33} [get_ports {ov7670_data[3]}];
t property -dict { PACKAGE PIN P14 IOSTANDARD LVCMOS33} [get ports {ov7670 data[2]}];
t_property -dict { PACKAGE_PIN P10 IOSTANDARD LVCMOS33} [get_ports {ov7670_data[1]}];
t_property -dict { PACKAGE_PIN P11 IOSTANDARD LVCMOS33} [get_ports {ov7670_data[0]}];
t property -dict { PACKAGE PIN R12 IOSTANDARD LVCMOS33} [get ports {ov7670 reset}];
t_property -dict { PACKAGE_PIN T12 IOSTANDARD LVCMOS33} [get_ports {ov7670 pwdn}];
```



