

# Computer Architecture & Microprocessor System

## END OF SEMESTER PROJECT 1: SMART TRAFFIC LIGHT IMPLEMENTATION ON FPGA


Dennis A. N. Gookyi





### CONTENTS

End of semester project: Smart traffic light implementation on FPGA (Computer Architecture)







## **SMART TRAFFIC LIGHT**


- Implement a Smart Traffic Light Controller with the following attributes:
  - □ 2 inputs:
    - Traffic sensors: T<sub>A</sub>, T<sub>B</sub> (TRUE when there's traffic)
  - □ 2 outputs:
    - Lights: L<sub>A</sub> , L<sub>B</sub> (Red, Yellow, Green)
  - State Changes every 5 seconds
    - Except if green and traffic, stay green

L<sub>A</sub>: Traffic Light on Lane A

Lane A

L<sub>B</sub>: Traffic Light on Lane B


T<sub>A</sub>: Traffic Sensor on Lane A





## **SMART TRAFFIC LIGHT**

- Write Verilog Codes and Testbench for the Traffic Light Controller with the following I/O ports
  - Inputs: CLK, Reset, TA, TB
  - Outputs: LA, LB








# **SMART TRAFFIC LIGHT**

Implement the Traffic Light Controller on the Edge Artix 7


FPGA Board







- Slide Switches
  - The EDGE board includes 16 SPDT slide switches for digital input
  - These digital inputs are connected to Artix 7 FPGA through resistors for protection against short circuit
  - Slide switch outputs constant high or constant low based on the user changing its position



```
# Switches
set_property -dict { PACKAGE PIN L5
                                      IOSTANDARD LVCMOS33
                    PACKAGE_PIN L4
set_property -dict
                                       IOSTANDARD LVCMOS33
                    PACKAGE_PIN M4
                                       IOSTANDARD LVCMOS33
set_property -dict {
set_property -dict {
                    PACKAGE_PIN M2
                                      IOSTANDARD LVCMOS33
set_property -dict { PACKAGE_PIN M1
                                      IOSTANDARD LVCMOS33
set_property -dict { PACKAGE_PIN N3
                                      IOSTANDARD LVCMOS33
                    PACKAGE_PIN N2
                                      IOSTANDARD LVCMOS33
   property -dict {
   property -dict {
                    PACKAGE_PIN N1
                                       IOSTANDARD LVCMOS33
                    PACKAGE_PIN P1
                                      IOSTANDARD LVCMOS33
    property -dict {
   property -dict { PACKAGE_PIN P4
                                      IOSTANDARD LVCMOS33
                                      IOSTANDARD LVCMOS33
   _property -dict { PACKAGE_PIN T8
set_property -dict { PACKAGE_PIN R8
                                       IOSTANDARD LVCMOS33
set_property -dict { PACKAGE PIN N6
                                      IOSTANDARD LVCMOS33
                    PACKAGE_PIN T7
                                       IOSTANDARD LVCMOS33 }
set_property -dict { PACKAGE_PIN P8
set property -dict { PACKAGE PIN M6
```








#### Push Buttons

- The Board contains 5 Push buttons for providing momentary digital inputs
- They are connected to FPGA lines through resistors to prevent short circuit
- By default the switch is in Active low
- When the user pressed the push button they are driven high





set\_property -dict {PACKAGE\_PIN K13 IOSTANDARD LVCMOS33 PULLDOWN true} [get\_ports {pb[0]}]; #Button-top set\_property -dict {PACKAGE\_PIN L14 IOSTANDARD LVCMOS33 PULLDOWN true} [get\_ports {pb[1]}]; #Button-bottom set\_property -dict {PACKAGE\_PIN M12 IOSTANDARD LVCMOS33 PULLDOWN true} [get\_ports {pb[2]}]; #Button-left set\_property -dict {PACKAGE\_PIN L13 IOSTANDARD LVCMOS33 PULLDOWN true} [get\_ports {pb[3]}]; #Button-right set\_property -dict {PACKAGE\_PIN M14 IOSTANDARD LVCMOS33 PULLDOWN true} [get\_ports {pb[4]}]; #Button-center



#### LEDs

- The Kit consists of 16 LEDs for displaying digital outputs
- These LEDs are connected to FPGA through a series of resistors
- Logic High signal turns ON LED and Logic Low signal turns OFF LED to demonstrate the digital output

```
Artix 7

Art
```

```
set_property -dict { PACKAGE_PIN J3
                                       IOSTANDARD LVCMOS33 }
                                                              [get_ports { led[0] }];#LSB
set property -dict { PACKAGE PIN H3
                                       IOSTANDARD LVCMOS33 }
                                                              [get ports {
set_property -dict { PACKAGE_PIN J1
                                       IOSTANDARD LVCMOS33 }
set_property -dict { PACKAGE_PIN K1
set_property -dict { PACKAGE_PIN L3
                                       IOSTANDARD LVCMOS33 }
set property -dict { PACKAGE PIN L2
                                       IOSTANDARD LVCMOS33 }
set_property -dict { PACKAGE_PIN K3
                                       IOSTANDARD LVCMOS33 }
set property -dict { PACKAGE PIN K2
                                       IOSTANDARD LVCMOS33 }
set_property -dict { PACKAGE_PIN K5
set property -dict { PACKAGE PIN P6
                                       IOSTANDARD LVCMOS33 }
set_property -dict { PACKAGE_PIN R7
                                       IOSTANDARD LVCMOS33 }
set property -dict { PACKAGE PIN R6
                                       IOSTANDARD LVCMOS33 }
                                                              get ports
set_property -dict { PACKAGE_PIN T5
                                       IOSTANDARD LVCMOS33 }
                                                              [get_ports
set property -dict { PACKAGE PIN R5
                                       IOSTANDARD LVCMOS33 }
set_property -dict { PACKAGE_PIN T10
                                       IOSTANDARD LVCMOS33 } [get_ports { led[14] }];
set property -dict { PACKAGE PIN T9
                                       IOSTANDARD LVCMOS33 } [get ports { led[15] }];#MSB
```








#### ❖ 2x16 LCD

- The EDGE board consists of 2x16 LCD interface at the female connector J7
- LCD display is interfaced in the 8-bit data mode, RS pin is used to select data/command mode, and En pin is used to enable the LCD



```
# 2x16 LCD
set_property -dict { PACKAGE_PIN P3 IOSTANDARD LVCMOS33 } [get_ports {data[7]}];
set_property -dict { PACKAGE_PIN M5 IOSTANDARD LVCMOS33 } [get_ports {data[6]}];
set_property -dict { PACKAGE_PIN N4 IOSTANDARD LVCMOS33 } [get_ports {data[5]}];
set_property -dict { PACKAGE_PIN R2 IOSTANDARD LVCMOS33 } [get_ports {data[4]}];
set_property -dict { PACKAGE_PIN R1 IOSTANDARD LVCMOS33 } [get_ports {data[3]}];
set_property -dict { PACKAGE_PIN R3 IOSTANDARD LVCMOS33 } [get_ports {data[2]}];
set_property -dict { PACKAGE_PIN R3 IOSTANDARD LVCMOS33 } [get_ports {data[1]}];
set_property -dict { PACKAGE_PIN T2 IOSTANDARD LVCMOS33 } [get_ports {data[0]}];
set_property -dict { PACKAGE_PIN T4 IOSTANDARD LVCMOS33 } [get_ports {data[0]}];
set_property -dict { PACKAGE_PIN T3 IOSTANDARD LVCMOS33 } [get_ports {lcd_e}];
set_property -dict { PACKAGE_PIN P5 IOSTANDARD LVCMOS33 } [get_ports {lcd_rs}];
set_property -dict { PACKAGE_PIN P5 IOSTANDARD LVCMOS33 } [get_ports {lcd_rs}];
set_property -dict { PACKAGE_PIN P5 IOSTANDARD LVCMOS33 } [get_ports {lcd_rs}];
set_property -dict { PACKAGE_PIN P5 IOSTANDARD LVCMOS33 } [get_ports {lcd_rs}];
set_property -dict { PACKAGE_PIN P5 IOSTANDARD LVCMOS33 } [get_ports {lcd_rs}];
set_property -dict { PACKAGE_PIN P5 IOSTANDARD LVCMOS33 } [get_ports {lcd_rs}];
set_property -dict { PACKAGE_PIN P5 IOSTANDARD LVCMOS33 } [get_ports {lcd_rs}];
set_property -dict { PACKAGE_PIN P5 IOSTANDARD LVCMOS33 } [get_ports {lcd_rs}];
set_property -dict { PACKAGE_PIN P5 IOSTANDARD LVCMOS33 } [get_ports {lcd_rs}];
set_property -dict { PACKAGE_PIN P5 IOSTANDARD LVCMOS33 } [get_ports {lcd_rs}];
set_property -dict { PACKAGE_PIN P5 IOSTANDARD LVCMOS33 } [get_ports {lcd_rs}];
set_property -dict { PACKAGE_PIN P5 IOSTANDARD LVCMOS33 } [get_ports {lcd_rs}];
set_property -dict { PACKAGE_PIN P5 IOSTANDARD LVCMOS33 } [get_ports {lcd_rs}];
set_property -dict { PACKAGE_PIN P5 IOSTANDARD LVCMOS33 } [get_ports {lcd_rs}];
set_property -dict { PACKAGE_PIN P5 IOSTANDARD LVCMOS33 } [get_ports {lcd_rs}];
set_property -dict { P
```

