

Homework

Release Date

03/08/2023

Due Date

Morning Session: 10/08/2023 @ 9:00 AM

Evening Session: 10/08/2023 @ 5:30 PM


(Note: Send solutions to your respective class reps)

Overview

This homework is to help you revise digital logic design which is essential for this course.

1 Combinational Logic Design


Design the logic circuit of a 2-input ALU to perform the functions in the table below. Make use of the logic gates together with multiplexers and decoders.



F[1:0]	Function
00	A AND B
01	A OR B
10	A XOR B
11	A = ~B

2 Memory Elements

Complete the timing diagram for signals **X** and **Q** for the D flip-flop shown below.



3 Sequential Logic Design

Draw the FSM schematic for the state and output table below using one hot encoding method for the states and outputs.

