


Advanced Computer Architecture & Advanced Microprocessor System

VIVADO DESIGN EXAMPLE

Dennis A. N. Gookyi





CONTENTS


VIVADO Design Example

- Candy Vending Machine
 - Finite State Machine (Candy Vending Machine)
 - Design Specifications
 - Input/output Specifications
 - Mealy-type State Machine
 - Candy Vending Machine Project Design Using Vivado






- Design Specification: Candy Vending Machine
 - One candy cost 20
 - Only 10 and 5 coins are accepted
 - When money exceeding 20 comes in, candy and change are released
 - The money received cannot exceed 25 won








- Input/Output Specifications
 - Inputs
 - T (Ten): Enter 10 coin
 - F (Five): Enter 5 coin
 - Outputs
 - R (Release): Candy release
 - C (Change): Change release








Mealy-type State Machine







- Vivado project
 - Creating a new project








Vivado project

□ Creating an new project Create a New Vivado Project This wizard will guide you through the creation of a new project. To create a Vivado project you will need to provide a name and a location for your project files. Next, you will specify the type of flow you'll be working with. Finally, you will specify your project sources and choose a default part. **XILINX**.

Cancel



- Vivado project
 - Creating a new project



Project name

- → must start with an alphabet
- → can include "_" and numbers


Location

- →location of the project
- →subfolders can be created



Vivado project


Creating an new project







- Vivado project
 - Creating an new project








Vivado project

Creating an new project








- Vivado project
 - Creating an new project


FPGA Device: Xc7a35fftg256-1







- Vivado project
 - Creating an new project



































































- Candy Vending Machine FSM Block Diagram
 - Block Diagram and Signal Description








- Candy Vending Machine FSM
 - Mealy Coding Style
 - Using 1 sequential process and 2 combinatorial processes

```
□module mudule name (//input/outputs);
     //input/output declaration
     input ...;
     output ...;
     //state register declaration
     reg [...] current state, next state;
     //Part 1: Sequential Process
     always@(posedge clk or negedge reset n) begin
         if(!reset n) begin
             //<Initialize current state>
         end
         else begin
             //<Update current state>
         end
     end
     //Part 2: Combinational Logic
    always@(current state or inputs) begin
         //<compute next state function>
    end
     //Part 3: Combinational Logic
     always@(current state or inputs) begin
         //<compute output function>
     end
 endmodule
```





- Candy Vending Machine Project Project
 - Verilog Code for Candy Vending Machine FSM
 - I/O and state registers declaration

```
module candy fsm(clk, reset n, five, ten, candy, change);
23
24
          //input/output declaration
                                                                    Global signals and
25
          input clk, reset n; //global clock and reset inputs
                                                                 ├ Input/output
          input five, ten; // 5 and 10 coin input
26
                                                                    declaration
27
          output reg candy, change; //release candy and change
28
29
          //State register declaration
30
          reg [1:0] current_state, next_state;
31
32
          //Declare states in FSM
                                                                    State registers and
33
          parameter [1:0] zero_state = 2'b00;
                                                                    state declaration
          parameter [1:0] five_state = 2'b01;
34
          parameter [1:0] ten state = 2'b10;
35
          parameter [1:0] fifteen state = 2'b11;
```





- Candy Vending Machine Project Project
 - Verilog Code for Candy Vending Machine FSM
 - Current state register initialization and updating


```
38
          //current state initialization and update
39
           always@(posedge clk or negedge reset_n) begin
40
               if(!reset n) begin
41
                   current state <= zero state; //initialize current state
42
               end
43
               else begin
44
                   current state <= next state; //update current state
45
               end
46
           end
```





- Candy Vending Machine Project Project
 - Verilog Code for Candy Vending Machine FSM
 - Next state function computation

```
//Compute next state function (next state)
          always@(current_state or five or ten) begin
50
              case (current state)
51
                  //zero state
52
                  zero_state: begin
53
                      case({five,ten})
54
                          2'b10: next state = five state;
                                                              //input 5 coin
55
                          2'b01: next_state = ten_state;
                                                              //input 10 coin
56
                          default: next_state = zero_state;
                      endcase
                  end
```




00/00

00/00



- Candy Vending Machine Project Project
 - Verilog Code for Candy Vending Machine FSM
 - Next state function computation


```
//five state
five_state: begin
case({five,ten})
2'b10: next_state = ten_state; //input 5 coin
2'b01: next_state = fifteen_state; //input 10 coin
default: next_state = five_state;
endcase
end
```





- Candy Vending Machine Project Project
 - Verilog Code for Candy Vending Machine FSM
 - Next state function computation


```
//ten state
ten_state: begin
case({five,ten})
2'b10: next_state = fifteen_state; //input 5 coin
2'b01: next_state = zero_state; //input 10 coin
default: next_state = ten_state;
endcase
end
```





- Candy Vending Machine Project Project
 - Verilog Code for Candy Vending Machine FSM
 - Next state function computation

```
//fifteen state
fifteen_state: begin
case({five,ten})
2'b10: next_state = zero_state; //input 5 coin
2'b01: next_state = zero_state; //input 10 coin
default: next_state = fifteen_state;
endcase
end
default: next_state = zero_state;
endcase
end
endcase
end
```




00/00

00/00




- Candy Vending Machine Project Project
 - Verilog Code for Candy Vending Machine FSM
 - Output function computation

```
//Compute output functions (candy and change)
           always@(current_state or five or ten) begin
               case (current state)
90
                   //zero state
91
                    zero state: begin
92
                        case({five,ten})
93
                            2'b10: begin //input 5 coin
                                {candy, change} = 2'b00;
94
95
                            end
96
                            2'b01: begin //input 10 coin
                                \{candy, change\} = 2'b00;
97
98
                            end
99
                            default: {candy, change} = 2'b00;
                        endcase
100
                    end
```






- Candy Vending Machine Project Project
 - Verilog Code for Candy Vending Machine FSM
 - Output function computation






- Candy Vending Machine Project Project
 - Verilog Code for Candy Vending Machine FSM
 - Output function computation





- Candy Vending Machine Project Project
 - Verilog Code for Candy Vending Machine FSM
 - Output function computation

```
//fifteen state
127
                    fifteen state: begin
128
                        case({five,ten})
129
                            2'b10: begin //input 5 coin
130
                                 {candy, change} = 2'b10;
131
                             end
132
                             2'b01: begin //input 10 coin
                                 \{candy, change\} = 2'b11;
133
134
                             end
135
                             default: {candy, change} = 2'b00;
136
                        endcase
137
                    end
138
                    default: {candy, change} = 2'b00;
139
                endcase
            end
```



00/00

00/00




- Vivado project
 - Logic synthesis






- Vivado project
 - Logic synthesis








- Vivado project
 - Logic synthesis







- Vivado project
 - □ Logic synthesis (Schematic)








- Candy Vending Machine Project
 - □ Candy FSM Testbench (Test Vectors)
 - Coin input sequence: five(5) -> ten(10) -> ten(10)

current_state	five	ten	next_state	candy	change
zero	0	0	zero	0	0
zero	1	0	five	0	0
five	0	1	fifteen	0	0
fifteen	0	1	zero	1	1





- Vivado project
 - Creating a Testbench





- Candy Vending Machine Project
 - Candy FSM Testbench

```
module candy_fsm_tb();
23
          //inputs
24
25
           reg clk, reset n, five, ten;
26
          //outputs
          wire candy, change;
27
28
29
          //instantiate the Unit Under Test (UUT)
           candy fsm uut(
30
               .clk(clk),
31
32
               .reset n(reset n),
33
               .five(five),
34
               .ten(ten),
35
               .candy(candy),
36
               .change(change)
37
           );
38
          //generate clock pulse
39
40
           parameter clk_period = 20;
41
42
           initial begin
               clk = 1'b0;
43
               forever #(clk_period/2) clk = ~clk;
44
45
           end
```

Generate clock pulse using 50Mhz frequency





- Candy Vending Machine Project
 - Candy FSM Testbench

current_state	five	ten	next_state	candy	change
zero	0	0	zero	0	0
zero	1	0	five	0	0
five	0	1	fifteen	0	0
fifteen	0	1	zero	1	1

```
initial begin
48
               // Initialize Inputs
49
               reset_n = 0;
50
               five = 0; ten = 0; #100;
               reset_n = 1;
51
               five = 1; ten = 0; #15;
52
53
               five = 0; ten = 0; \#5;
54
               five = 0; ten = 1; #15;
55
               five = 0; ten = 0; \#5;
               five = 0; ten = 1; #15;
56
57
               five = 0; ten = 0; \#5;
58
           end
59
       endmodule
```






- Vivado project
 - □ Running Simulation









- Candy Vending Machine Project
 - Solving Mealy Glitch
 - One solution is by using registered outputs as shown in the code

```
module candy_fsm(clk, reset_n, five, ten, candy_out, change_out);

//input/output declaration
input clk, reset_n; //global clock and reset inputs
input five, ten; // 5 and 10 coin input
output reg candy_out, change_out; //release candy and change
reg candy, change; //unregistered candy and change
```


```
//registered outputs
           always@(posedge clk or negedge reset_n) begin
145
146
                if(!reset n) begin
147
                    {candy_out, change_out} <= 2'b00;
148
                end
149
                else if (current_state != 2'b00) begin
150
                    {candy out, change out} <= {candy, change};
151
                end
152
                else begin
                    {candy_out, change_out} <= {candy_out, change_out};
154
                end
            end
```

The outputs (candy and change) are registered at the rising edge of the clock to prevent glitches





- Candy Vending Machine Project
 - Candy FSM Simulation Waveform (No glitches)






- Candy Vending Machine Project: Exercise
 - Design and Simulate Testbenches for the input sequences below:
 - Coin input sequence: five(5) -> five(5) -> five(5) -> five(5)
 - Coin input sequence: five(5) -> ten(10) -> five(5)
 - Coin input sequence: ten(10) -> five(5) -> five(5)
 - Coin input sequence: ten(10) -> ten(10)
 - Coin input sequence: ten(10) -> five(5) -> ten(10)











- Candy Vending Machine Project
 - Modules of Candy Vending Machine







- Candy Vending Machine Project
 - push_switch_debounce Module
 - As shown in the figure below, when a button on FPGA is pressed and released, there are many unexpected up-and-down bounces in the push button signal









- Candy Vending Machine Project
 - push_switch_debounce Module

 The debouncing circuit (using two D flip-flops) only generates a single pulse with a period of the slow clock without bouncing as we





- Candy Vending Machine Project
 - push_switch_debounce Verilog code
 - Module name: push_switch_debounce.v





- Candy Vending Machine Project Project
 - Verilog Code for Push Switch Debounce circuit

```
module push switch debounce(clk, rst, sw in, sw out);
23
24
           input clk, rst, sw_in;
25
           output sw out;
26
27
           reg [1:0] sample_edge;
28
                                                                                                                 sw out
29
           always@(posedge clk or posedge rst) begin
                                                                       sw in
30
                if(rst) begin
                                                                                   DFF1
                                                                                               DFF2
31
                    sample edge <= 2'b00;</pre>
                                                                        clk
32
                end
33
                else begin
34
                    sample_edge[1] <= sample_edge[0];</pre>
35
                    sample_edge[0] <= sw_in;</pre>
36
                end
37
           end
38
39
           assign sw out = sample edge[0] && ~sample edge[1];
40
41
       endmodule
```






- Candy Vending Machine Project Project
 - Push Switch Debounce circuit Verilog Testbench Code

```
module push_switch_debounce_tb();
24
          //inputs
25
          reg clk, rst, sw_in;
26
          //outputs
27
          wire sw out;
28
29
          //instantiate the Unit Under Test (UUT)
          push switch debounce uut (
30
               .clk(clk), .rst(rst), .sw_in(sw_in), .sw_out(sw_out)
31
32
          );
33
34
          //generate clock pulse
           parameter clk period = 20;
35
36
          initial begin
37
               clk = 1'b0;
               forever #(clk period/2) clk = ~clk;
38
39
           end
40
41
          initial begin
42
              //initialize inputs
43
               rst = 1; sw_in = 0; #20;
               rst = 0; sw in = 1;
44
45
           end
46
      endmodule
```





- Candy Vending Machine Project
 - Push Switch Debounce circuit Verilog Simulation Waveform







- Candy Vending Machine Project Project
 - Candy FSM Verilog Code (Modified)

```
module candy_fsm(clk, reset, five, ten, candy_out, change_out, money_display);
          //input/output declaration
          input clk, reset; //global clock and reset inputs
26
          input five, ten; // 5 and 10 coin input
27
          output reg candy_out, change out; //release candy and change
28
29
          output [1:0] money display; //Encoded money to display on 7-segment
30
          reg candy, change; //unregistered candy and change
32
          //State register declaration
          reg [1:0] current state, next state;
34
          //Declare states in FSM
          parameter [1:0] zero state
                                        = 2'b00;
          parameter [1:0] five_state = 2'b01;
39
          parameter [1:0] ten_state
                                       = 2'b10;
          parameter [1:0] fifteen_state = 2'b11;
40
          //current state initialization and update
          always@(posedge clk or posedge reset) begin
              if(reset) begin
                  current state <= zero state; //initialize current state</pre>
46
              end
              else begin
                  current state <= next state; //update current state</pre>
49
               end
          end
```



- Candy Vending Machine Project Project
 - Candy FSM Verilog Code (Modified)

```
//Compute next state function (next_state)
          always@(current state or five or ten) begin
              case (current state)
                  //zero state
                  zero_state: begin
                       case({five,ten})
                           2'b10: next_state = five_state;
                                                               //input 5 coin
                                                               //input 10 coin
                           2'b01: next state = ten state;
                           default: next state = zero state;
61
                       endcase
                  end
                  //five state
                  five state: begin
                       case({five,ten})
                                                               //input 5 coin
                           2'b10: next state = ten state;
                           2'b01: next_state = fifteen_state; //input 10 coin
                           default: next_state = five_state;
                       endcase
                  end
                  //ten state
                  ten state: begin
                       case({five,ten})
                           2'b10: next_state = fifteen_state; //input 5 coin
                           2'b01: next state = zero state;
                                                                //input 10 coin
                           default: next_state = ten_state;
                       endcase
                  end
                  //fifteen state
                  fifteen_state: begin
                       case({five,ten})
                           2'b10: next state = zero state;
                                                               //input 5 coin
                           2'b01: next state = zero state;
                                                               //input 10 coin
                           default: next_state = fifteen_state;
                       endcase
87
                  default: next_state = zero_state;
88
              endcase
          end
```

2





- Candy Vending Machine Project Project
 - Candy FSM Verilog Code (Modified)

```
//Compute output functions (candy and change)
            always@(current_state or five or ten) begin
                case (current_state)
 94
                    //zero state
                    zero state: begin
                        case({five,ten})
                            2'b10: begin //input 5 coin
 98
                                 {candy, change} = 2'b00;
100
                            2'b01: begin //input 10 coin
101
                                 {candy, change} = 2'b00;
102
                            end
103
                            default: {candy, change} = 2'b00;
104
                        endcase
105
                    end
106
                    //five state
107
                    five state: begin
108
                        case({five,ten})
109
                            2'b10: begin //input 5 coin
110
                                 {candy, change} = 2'b00;
111
                            end
112
                            2'b01: begin //input 10 coin
113
                                 {candy, change} = 2'b00;
114
                             end
115
                            default: {candy, change} = 2'b00;
116
                        endcase
                    end
```

```
//ten state
119
                    ten state: begin
120
                        case({five,ten})
121
                             2'b10: begin //input 5 coin
122
                                 {candy, change} = 2'b00;
123
124
                             2'b01: begin //input 10 coin
125
                                 {candy, change} = 2'b10;
126
                             end
127
                            default: {candy, change} = 2'b00;
128
                         endcase
129
                    end
130
                    //fifteen state
131
                    fifteen state: begin
132
                        case({five,ten})
133
                             2'b10: begin //input 5 coin
134
                                 \{candy, change\} = 2'b10;
135
                             end
136
                             2'b01: begin //input 10 coin
137
                                 {candy, change} = 2'b11;
138
                             end
139
                             default: {candy, change} = 2'b00;
140
                         endcase
141
142
                    default: {candy, change} = 2'b00;
143
                endcase
            end
```




- Candy Vending Machine Project Project
 - Candy FSM Verilog Code (Modified)

```
146
            //registered outputs
147
            always@(posedge clk or posedge reset) begin
148
                if(reset) begin
149
                    {candy out, change out} <= 2'b00;
150
                end
                else if (current state != 2'b00) begin
151
152
                    {candy_out, change_out} <= {candy, change};
153
                end
154
                else begin
155
                    {candy_out, change_out} <= {candy_out, change_out};
156
                end
157
            end
158
159
           //money display
160
            assign money_display = current_state;
        endmodule
161
```





- Candy Vending Machine Project
 - □ 7-Segment Display Module
 - The following numbers can be displayed by setting the segments a, b, c, d, e, f, g, appropriately






- Candy Vending Machine Project
 - 7-Segment Display Module
 - The board uses a common anode display, which means that all of the anode connections for a given digit are tied together into a common circuit node
 - To illuminate a given segment in a given digit, a '1' must be applied to the digit's anode, and '0' must be applied to the segment's cathodes







- Candy Vending Machine Project
 - □ 7-Segment Display Module



	dp	g	f	е	d	С	b	а	binary	hexadecimal
0	1	1	0	0	0	0	0	0	0b110000000	0xc0
1	1	1	1	1	1	0	0	1	0b11111001	0xf9
2	1	0	1	0	0	1	0	0	0610100100	0xa4
3	1	0	1	1	0	0	0	0	0610110000	0xb0
4	1	0	0	1	1	0	0	1	0 <i>b</i> 10011001	0x99
5	1	0	0	1	0	0	1	0	0610010010	0x92
6	1	0	0	0	0	0	1	0	0610000010	0x82
7	1	1	1	1	1	0	0	0	0611111000	0xf8
8	1	0	0	0	0	0	0	0	05100000000	0x80
9	1	0	0	1	0	0	0	0	0610010000	0x90
A	1	0	0	0	1	0	0	0	0610001000	0x88
Ъ	1	0	0	0	0	0	1	1	0610000011	0x83
C	1	1	0	0	0	1	1	0	0b11000110	0xc6
d	1	0	1	0	0	0	0	1	0510100001	0xa1
E	1	0	0	0	0	1	1	0	0810000110	0x86
F	1	0	0	0	1	1	1	0	0610001110	0x8e
OFF	1	1	1	1	1	1	1	1	0 <i>b</i> 11111111	0xff






- Candy Vending Machine Project
 - 7-Segment Display Module
 - Controlling 4 common terminals is termed scanning method
 - Reduces number of utilized I/O of a device
 - Common data line for all the 4 segment
 - Select lines for each 7-Segment in the array
 - If the control inputs a value of '1' to the common terminal of the 7segment A number or letter is displayed on the selected Segment





- Candy Vending Machine Project
 - 7-Segment Display Module
 - To display the number "1234" on four 7-Segments, pass value '1' to the first common terminal and '0' to the remainder of the common terminal to select the first
 - Data to be displayed (1) is passed to seg_data
 - The second segment is selected with a '1' that common terminal and '0' to the rest
 - The data to be displayed (2) is passed to seg_data.
 - This is repeated for the 3rd and 4th digits












- Candy Vending Machine Project
 - □ 7-Segment Display Module (Schematic)







Candy Vending Machine Project

7-Segment Display Verilog Code

```
module seven_segment_display(clk, rst, seg_num_in,
                                     seg data, seg common);
24
      input clk, rst;
      input [15:0] seg num in;
      output reg [7:0] seg data;
26
      output reg [3:0] seg_common;
28
      reg clk 1khz; //1 Khz clk for segment common
29
      reg [1:0] cnt; //counter for switching
30
      reg [15:0] clk50Mhz period cnt;
      reg [3:0] seg_num; //
      parameter clk_1khz_half = 25000;
34
      //50 Mhz to 1Khz clk divider
      always@(posedge clk or posedge rst) begin
36
          if(rst) begin
              clk50Mhz_period_cnt <= 0;</pre>
38
              clk 1khz <= 0;
40
          end
          else if (clk50Mhz_period_cnt == (clk_1khz_half - 1)) begin
              clk50Mhz period cnt <= 0;
              clk 1khz <= ~clk 1khz;
          end
          else begin
              clk50Mhz period cnt <= clk50Mhz period cnt + 1;</pre>
47
              clk 1khz <= clk 1khz;</pre>
48
          end
```

```
50MHz to 1KHz Clock Divider
                           50000 Pulses
                  25000 Pulses
                                       25000 Pulses
50MHz Clock
   1 KHz Clock -
```



- Candy Vending Machine Project
 - 7-Segment Display Verilog Code

```
51
       //cnt calculation (Counts from 0 to 3)
52
      =always@(posedge clk_1khz or posedge rst) begin
53
            if(rst)
                                                                 Count from 0 to 3
54
                 cnt <= 0;
55
            else if (cnt >= 3)
56
                 cnt <= 0;
57
            else
                                                                              3V3
                                                      DIGIT1
58
                 cnt <= cnt + 1;
                                                      DIGIT2
                                                   E1
59
       end
                                                      DIGIT3
                                                   G5
                                                      DIGIT4
                                                   G4
                                             Artix 7
                                                   G2
                                                   G1
```






- Candy Vending Machine Project
 - 7-Segment Display Verilog Code

```
//7 segment output
61
      always@(posedge clk 1khz or posedge rst) begin
           if(rst) begin
63
                seg common <= 4'b1000;
64
                seg_num <= 4'd5;
65
           end
           else begin
66
67
                case(cnt)
                    2'd0: begin
                         seg common <= 4'b1000;
70
                         seg_num <= seg_num_in[15:12];</pre>
71
                    end
72
                    2'd1: begin
73
                         seg common <= 4'b0100;
                         seg num <= seg num in[11:8];</pre>
75
                    end
76
                    2'd2: begin
77
                         seg common <= 4'b0010;
78
                         seg num <= seg num in[7:4];</pre>
79
                    end
80
                    2'd3: begin
81
                         seg_common <= 4'b0001;</pre>
82
                         seg_num <= seg_num_in[3:0];</pre>
                    end
84
                    default: begin
85
                         seg common <= 4'b1111;</pre>
86
                         seg_num <= 4'd0;
87
                    end
                endcase
89
           end
90
       end
```

Count from 0 to 3








- Candy Vending Machine Project
 - 7-Segment Display Verilog Code

```
//decoding seg num to seg data
       always@(*) begin
 93
           case(seg num)
 94
                       seg data = 8'b00000011;
 95
               4'd0
 96
               4'd1:
                      seg data = 8'b10011111;
               4'd2: seg data = 8'b00100101;
 97
               4'd3: seg data = 8'b00001101;
 98
               4'd4: seg data = 8'b10011001;
 99
               4'd5: seg data = 8'b01001001;
100
101
               4'd6: seg_data = 8'b01000001;
102
               4'd7: seg data = 8'b00011111;
103
               4'd8: seg data = 8'b000000001;
                      seg_data = 8'b00001001;
104
               4'd9:
105
               /*4'd10: seg data = 8'b11101110;
106
               4'd11: seg data = 8'b00111110;
               4'd12: seg data = 8'b10011100;
107
108
               4'd13: sea data = 8'b01111010:
109
               4'd14: seg data = 8'b11011110;
110
               4'd15: seg data = 8'b10001110;
111
            endcase
112
       end
113
114
       endmodule
```

			_		-		-			
	dp	g	f	е	d	c	b	а	binary	hexadecimal
0	1	1	0	0	0	0	0	0	0b110000000	0xc0
1	1	1	1	1	1	0	0	1	0b11111001	0xf9
2	1	0	1	0	0	1	0	0	0510100100	0xa4
3	1	0	1	1	0	0	0	0	0b10110000	0xb0
4	1	0	0	1	1	0	0	1	0b10011001	0x99
5	1	0	0	1	0	0	1	0	0b10010010	0x92
6	1	0	0	0	0	0	1	0	0b10000010	0x82
7	1	1	1	1	1	0	0	0	0b11111000	0xf8
8	1	0	0	0	0	0	0	0	0b10000000	0x80
9	1	0	0	1	0	0	0	0	0b10010000	0x90
A	1	0	0	0	1	0	0	0	0b10001000	0x88
b	1	0	0	0	0	0	1	1	0b10000011	0x83
C	1	1	0	0	0	1	1	0	0b11000110	0xc6
d	1	0	1	0	0	0	0	1	0510100001	0xa1
Ε	1	0	0	0	0	1	1	0	0b10000110	0x86
F	1	0	0	0	1	1	1	0	0b10001110	0x8e
OFF	1	1	1	1	1	1	1	1	0 <i>b</i> 11111111	0xff








- Candy Vending Machine Project
 - Candy Vending Machine Top Module Verilog Code

```
module candy vending machine TOP(clk, reset, five push switch,
                                       ten_push_switch, candy_led, change_led,
                                       seg data, seg common);
                                                                                                                                        change_led
 input clk, reset, five_push_switch, ten_push_switch;
                                                                                                                    e_debounded
 output candy led, change led;
                                                                                                      push_switch_debounce
                                                                                         five_push_switch
 output [7:0] seg_data;
                                                                                                                                                  Money display
                                                                                                                                                                      even seamer
 output [3:0] seg common;
                                                                                                                              candy fsm
                                                                                                                                                           segment display
  //debounce push switches
                                                                                                                                         noney_displa
 wire five_debounced, ten_debounced;
 push_switch_debounce push_switch_debounce_five (.clk(clk),
                                                         .rst(reset),
                                                                                           five_push_buttor
                                                                                                                    en_push_button
                                                        .sw_in(five_push_switch),
                                                         .sw_out(five_debounced)
push_switch_debounce push_switch_debounce_ten (.clk(clk),
                                                       .rst(reset),
                                                       .sw_in(ten_push_switch),
                                                       .sw_out(ten_debounced)
```






- Candy Vending Machine Project
 - Candy Vending Machine Top Module Verilog Code






- Candy Vending Machine Project
 - Candy Vending Machine Top Module Verilog Code






- Candy Vending Machine Project
 - Candy Vending Machine Top Module Verilog Code





Candy Vending Machine Project


□ Candy Vending Machine Top Module Elaborated Schematic








- Candy Vending Machine Project
 - Candy Vending Machine Top Module Elaborated Schematic






- Candy Vending Machine Project
 - □ Candy Vending Machine Top Module Synthesis Schematic








- Candy Vending Machine Project
 - Candy Vending Machine Top Module Synthesis Schematic





- Candy Vending Machine Project
 - Candy Vending Machine Top Module Synthesis Results








- Candy Vending Machine Project
 - □ Candy Vending Machine Top Module Synthesis Results

Reports Design Runs Utilization ×				
Q 🚡 🖨 % Hierarchy				
Name 1	Slice LUTs (20800)	Slice Registers (41600)	Bonded IOB (170)	BUFGCTRL (32)
∨ N candy_vending_machine_TOP	33	33	18	1
candy_controller (candy_fsm)	5	4	0	0
display1 (seven_segment_display)	28	25	0	0
push_switch_debounce_five (push_switch_debounce)	0	2	0	0
<pre>push_switch_debounce_ten (push_switch_debounce_0)</pre>	0	2	0	0

	Reports	Design Runs	Utilization >	<				
4	Q							
	Name 1			Slice LUTs (20800)	Slice Registers (41600)	Bonded IOB (170)	BUFGCTRL (32)	
	<pre>N candy_vending_machine_TOP I candy_controller (candy_fsm) I display1 (seven_segment_display) I push_switch_debounce_five (push_switch_debounce)</pre>				0.16%	0.08%	10.59%	3.13%
					0.02%	<0.01%	0.00%	0.00%
					0.13%	0.06%	0.00%	0.00%
					0.00%	<0.01%	0.00%	0.00%
1	I	push_switch_debo	ounce_ten (push_s	witch_debounce_0)	0.00%	<0.01%	0.00%	0.00%










- Implement Candy Vending Machine on Edge Artix 7 FPGA Board
 - Input: clk, reset, five_push_switch, ten_push_switch
 - Output: candy_led, change_led
 - Output: [7:0] seg_data
 - Output: [7:0] seg_common





- Vivado project
 - □ FPGA programming (pin mapping)

```
# Push Button
set_property -dict {PACKA
```

```
# Push Button
set_property -dict {PACKAGE_PIN K13 IOSTANDARD LVCMOS33 PULLDOWN true} [get_ports {pb[0]}]; #Button-top
set_property -dict {PACKAGE_PIN L14 IOSTANDARD LVCMOS33 PULLDOWN true} [get_ports {pb[1]}]; #Button-bottom
set_property -dict {PACKAGE_PIN M12 IOSTANDARD LVCMOS33 PULLDOWN true} [get_ports {pb[2]}]; #Button-left
set_property -dict {PACKAGE_PIN L13 IOSTANDARD LVCMOS33 PULLDOWN true} [get_ports {pb[3]}]; #Button-right
set_property -dict {PACKAGE_PIN M14 IOSTANDARD LVCMOS33 PULLDOWN true} [get_ports {pb[4]}]; #Button-center
```

```
Artix 7

Artix 7

Artix 7

Artix 7

Artix 7


Artix 7
```

```
set property -dict { PACKAGE PIN J3
                                       IOSTANDARD LVCMOS33 } [get ports { led[0] }];#LSB
set property -dict { PACKAGE PIN H3
                                       IOSTANDARD LVCMOS33 } [get ports
set property -dict { PACKAGE PIN J1
                                       IOSTANDARD LVCMOS33 } [get ports
set property -dict { PACKAGE PIN K1
                                       IOSTANDARD LVCMOS33
                                                           } [get ports
set property -dict { PACKAGE PIN L3
                                       IOSTANDARD LVCMOS33
                                                           } [get ports
set property -dict { PACKAGE PIN L2
                                       IOSTANDARD LVCMOS33
                                                           } [get ports
set property -dict { PACKAGE PIN K3
                                       IOSTANDARD LVCMOS33
                                                           } [get ports {
set property -dict { PACKAGE PIN K2
                                       IOSTANDARD LVCMOS33 } [get ports {
                                                                           led[7] }];
set property -dict { PACKAGE PIN K5
                                       IOSTANDARD LVCMOS33 } [get ports {
set property -dict { PACKAGE PIN P6
                                       IOSTANDARD LVCMOS33 } [get ports {
set property -dict { PACKAGE PIN R7
                                       IOSTANDARD LVCMOS33
                                                           } [get ports {
                                       IOSTANDARD LVCMOS33 } [get_ports {
set property -dict { PACKAGE PIN R6
set property -dict { PACKAGE PIN T5
                                       IOSTANDARD LVCMOS33 } [get_ports { led[12] }];
set property -dict { PACKAGE PIN R5
                                       IOSTANDARD LVCMOS33 } [get ports { led[13] }];
set property -dict { PACKAGE PIN T10
                                       IOSTANDARD LVCMOS33 } [get ports { led[14] }];
set property -dict { PACKAGE PIN T9
                                       IOSTANDARD LVCMOS33 } [get ports { led[15] }];#MSB
```





- Vivado project
 - FPGA programming (pin mapping)




```
#7 segment display
set property -dict { PACKAGE PIN F2
                                       IOSTANDARD LVCMOS33 } [get_ports {digit[0]}]; #LSB
set property -dict { PACKAGE PIN E1
                                       IOSTANDARD LVCMOS33 } [get_ports {digit[1]}];
set property -dict { PACKAGE PIN G5
                                       IOSTANDARD LVCMOS33 } [get_ports {digit[2]}];
set property -dict { PACKAGE PIN G4
                                       IOSTANDARD LVCMOS33 } [get ports {digit[3]}]; #MSB
set property -dict { PACKAGE PIN G2
                                       IOSTANDARD LVCMOS33 } [get_ports {Seven_Seg[0]}];#A
set property -dict { PACKAGE PIN G1
                                       IOSTANDARD LVCMOS33 } [get ports {Seven Seg[1]}];#B
set property -dict { PACKAGE PIN H5
                                       IOSTANDARD LVCMOS33 } [get ports {Seven Seg[2]}];#C
set property -dict { PACKAGE PIN H4
                                       IOSTANDARD LVCMOS33 } [get ports {Seven Seg[3]}];#D
                                       IOSTANDARD LVCMOS33 } [get_ports {Seven_Seg[4]}];#E
set property -dict { PACKAGE PIN J5
set_property -dict { PACKAGE_PIN J4
                                       IOSTANDARD LVCMOS33 } [get_ports {Seven_Seg[5]}];#F
set_property -dict { PACKAGE_PIN H2
                                       IOSTANDARD LVCMOS33 } [get ports {Seven Seg[6]}];#G
set property -dict { PACKAGE PIN H1
                                       IOSTANDARD LVCMOS33 } [get ports {Seven Seg[7]}];#DP
```








- Vivado project
 - □ FPGA programming (pin mapping)










- Vivado project
 - □ FPGA programming (mapping) Create a constraint file
 - candy_vending_machine_pin_mapping.xdc

```
candy_vending_machine_pin_mapping.xdc
     #Clock signal
     set property -dict { PACKAGE PIN N11
                                             IOSTANDARD LVCMOS33 } [get ports { clk }];
     # Push Button
     set_property -dict {PACKAGE_PIN K13 IOSTANDARD LVCMOS33 PULLDOWN true} [get_ports {reset}]; #Button-top
     set property -dict {PACKAGE PIN M12 IOSTANDARD LVCMOS33 PULLDOWN true} [get ports {five push switch}]; #Button-left
     set_property -dict {PACKAGE_PIN L13 IOSTANDARD LVCMOS33 PULLDOWN true} [get_ports {ten_push_switch}]; #Button-right
 8
    # LEDs
     set property -dict { PACKAGE PIN J3  IOSTANDARD LVCMOS33 } [get ports { change led }];#LSB
     set property -dict { PACKAGE PIN H3
                                            IOSTANDARD LVCMOS33 } [get ports { candy led }];
11
12
13
14
     #7 segment display
15
     set property -dict { PACKAGE PIN F2
                                            IOSTANDARD LVCMOS33 } [get_ports {seg_common[0]}]; #LSB
16
     set property -dict { PACKAGE PIN E1
                                            IOSTANDARD LVCMOS33 } [get_ports {seg_common[1]}];
17
     set property -dict { PACKAGE PIN G5
                                            IOSTANDARD LVCMOS33 } [get ports {seg common[2]}];
18
     set_property -dict { PACKAGE_PIN G4
                                            IOSTANDARD LVCMOS33 }
                                                                   [get_ports {seg_common[3]}]; #MSB
19
20
     set property -dict { PACKAGE PIN G2
                                            IOSTANDARD LVCMOS33
                                                                   [get_ports {seg_data[7]}];#A
21
     set property -dict { PACKAGE PIN G1
                                            IOSTANDARD LVCMOS33
                                                                   [get ports {seg data[6]}];#B
22
     set property -dict { PACKAGE PIN H5
                                            IOSTANDARD LVCMOS33
                                                                   [get ports {seg data[5]}];#C
23
     set property -dict { PACKAGE PIN H4
                                            IOSTANDARD LVCMOS33 }
                                                                   [get ports {seg data[4]}];#D
24
     set property -dict { PACKAGE PIN J5
                                            IOSTANDARD LVCMOS33 }
                                                                   [get ports {seg data[3]}];#E
25
     set property -dict { PACKAGE PIN J4
                                                                   [get ports {seg data[2]}];#F
                                            IOSTANDARD LVCMOS33 }
26
     set property -dict { PACKAGE PIN H2
                                            IOSTANDARD LVCMOS33 }
                                                                   [get ports {seg data[1]}];#G
27
     set property -dict { PACKAGE PIN H1
                                            IOSTANDARD LVCMOS33 }
                                                                   [get ports {seg data[0]}];#DP
```




- Vivado project
 - □ FPGA programming (mapping) Implement Design






- Vivado project
 - □ FPGA programming (mapping) Implement Design








- Vivado project
 - FPGA programming (mapping) Generate Programming File







- Vivado project
 - FPGA programming (mapping) Generate Programming File








- Vivado project
 - □ FPGA programming
 - Connect the FPGA board to the computer and click on Open Target








- Vivado project
 - □ FPGA programming








- Vivado project
 - □ FPGA programming







- Vivado project
 - FPGA programming







Programming FPGA

Board Demo

candy led

Coin five button

Money Display



Coin ten button

reset button

