

# Advanced Computer Architecture & Advanced Microprocessor System

## VIVADO BASED ARTIX 7 FPGA BOARD USER GUIDE

Dennis A. N. Gookyi





### Design Example






- Verilog code and Testbench
  - Gates design
    - AND gate
    - OR gate
    - XOR gate





- Vivado project
  - Creating an new project







Vivado project


□ Creating an new project Create a New Vivado Project This wizard will guide you through the creation of a new project. To create a Vivado project you will need to provide a name and a location for your project files. Next, you will specify the type of flow you'll be working with. Finally, you will specify your project sources and choose a default part. **XILINX**. (?)

Cancel





- Vivado project
  - Creating an new project



#### Project name

- → must start with an alphabet
- → can include "\_" and numbers

#### Location


- →location of the project
- →subfolders can be created





#### Vivado project


Creating an new project







- Vivado project
  - Creating an new project








Vivado project

Creating an new project








- Vivado project
  - Creating an new project


FPGA Device: Xc7a35fftg256-1









- Vivado project
  - Creating an new project







































17

## **DESIGN EXAMPLE**


























- Vivado project
  - Verilog code and Testbench
    - AND-OR-XOR module





**AND-OR-XOR Schematic** 






- Vivado project
  - Verilog code AND-OR-XOR module













- Vivado project
  - Logic synthesis











- Vivado project
  - Logic synthesis








- Vivado project
  - Logic synthesis








- Vivado project
  - □ Logic synthesis (Schematic)







- Vivado project
  - □ Logic synthesis (Results)








- Vivado project
  - □ Testbench for **AND-OR-XOR** module (Test Vectors)


Α	В	X	Y	Z
0	0	0	0	0
0	1	0	1	1
1	0	0	1	1
1	1	1	1	0








- Vivado project
  - Creating a Testbench








- Vivado project
  - Creating a Testbench








- Vivado project
  - Creating a Testbench








- Vivado project
  - Creating a Testbench








- Vivado project
  - Creating a Testbench






- Vivado project
  - Creating a Testbench








- Vivado project
  - Creating a Testbench








- Vivado project
  - Creating a Testbench







- Vivado project
  - Creating a Testbench




Α	В	Х	Y	Z
0	0	0	0	0
0	1	0	1	1
1	0	0	1	1
1	1	1	1	0





#### Vivado project


Running Simulation








- Vivado project
  - Running Simulation







- Vivado project
  - □ Running Simulation



//Specify input stimulus

A = 0; B = 0; #100;//Wait 100ns

A = 0; B = 1; #100;//Wait 100ns

A = 1; B = 0; #100;//Wait 100ns


A = 1; B = 1; #100;//Wait 100ns


А	В	Х	Υ	Z
0	0	0	0	0
0	1	0	1	1
1	0	0	1	1
1	1	1	1	0





- Vivado project
  - Running Simulation






Α	В	Х	Y	Z
0	0	0	0	0
0	1	0	1	1
1	0	0	1	1
1	1	1	1	0





- Vivado project
  - □ Running Simulation




//Specify input stimulus
A = 0; B = 0; #100;//Wait 100ns
A = 0; B = 1; #100;//Wait 100ns
A = 1; B = 0; #100;//Wait 100ns
A = 1; B = 1; #100;//Wait 100ns

Α	В	Х	Y	Z
0	0	0	0	0
0	1	0	1	1
Ĩ.	0	0	1	1
1	1	1	1	0





- Vivado project
  - □ Running Simulation







Α	В	Х	Y	Z
0	0	0	0	0
0	1	0	1	1
1	0	0	1	1
1	1	1	1	0






- Vivado project
  - FPGA programming (mapping)











- Vivado project
  - FPGA programming (mapping)

```
set property -dict { PACKAGE PIN L5
                                                                        IOSTANDARD LVCMOS33 } [get ports { sw[0] }];#LSB
Artix 7
                                 set property -dict { PACKAGE PIN L4
                                                                        IOSTANDARD LVCMOS33 } [get ports {
                                 set property -dict { PACKAGE PIN M4
                                                                        IOSTANDARD LVCMOS33 } [get ports {
                                                                                                           sw[2] }];
                                                                        IOSTANDARD LVCMOS33 } [get_ports {
                                 set_property -dict { PACKAGE_PIN M2
                                                                                                           sw[3] }];
                                 set property -dict { PACKAGE PIN M1
                                                                        IOSTANDARD LVCMOS33 }
                                                                                              [get ports {
                                 set property -dict { PACKAGE PIN N3
                                                                        IOSTANDARD LVCMOS33 }
                                                                                              [get ports {
                                 set property -dict { PACKAGE PIN N2
                                                                        IOSTANDARD LVCMOS33 }
                                                                                              [get ports {
                                 set property -dict { PACKAGE PIN N1
                                                                        IOSTANDARD LVCMOS33 }
                                                                                              [get ports {
                                 set property -dict { PACKAGE PIN P1
                                                                        IOSTANDARD LVCMOS33 }
                                                                                              [get ports {
                                                                        IOSTANDARD LVCMOS33 }
                                 set_property -dict { PACKAGE_PIN P4
                                                                                              [get_ports {
                                 set property -dict { PACKAGE PIN T8
                                                                        IOSTANDARD LVCMOS33 }
                                                                                              [get_ports { sw[10] }];
                                 set_property -dict { PACKAGE_PIN R8
                                                                        IOSTANDARD LVCMOS33 }
                                                                                              [get ports { sw[11] }];
                                                                        IOSTANDARD LVCMOS33 } [get_ports { sw[12] }];
                                 set property -dict { PACKAGE PIN N6
                                                                        IOSTANDARD LVCMOS33 } [get_ports { sw[13] }];
                                 set_property -dict { PACKAGE_PIN T7
                                                                        IOSTANDARD LVCMOS33 } [get_ports { sw[14] }];
                                 set_property -dict { PACKAGE_PIN P8
                                 set_property -dict { PACKAGE_PIN M6
                                                                        IOSTANDARD LVCMOS33 } [get ports { sw[15] }];#MSB
```

Artix 7																
T10 8 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8																
	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D6	D5	D4	D3
7	A	A	A	44	A	A	A	A.	M	A	A	A.	A)	A)	A	S <sup>2</sup>


```
# LEDs
set_property -dict { PACKAGE_PIN J3
                                       IOSTANDARD LVCMOS33 } [get_ports { led[0] }];#LSB
set_property -dict { PACKAGE_PIN H3
                                       IOSTANDARD LVCMOS33
                                                             [get_ports {
                                                                          led[1] }];
set_property -dict { PACKAGE_PIN J1
                                       IOSTANDARD LVCMOS33
                                                             [get_ports {
                                                                          led[2] }];
                                                              [get_ports {
set_property -dict { PACKAGE_PIN K1
                                       IOSTANDARD LVCMOS33
                                                                          led[3] }];
set_property -dict { PACKAGE_PIN L3
                                       IOSTANDARD LVCMOS33 }
                                                              [get_ports {
                                                                          led[4] }];
set property -dict { PACKAGE PIN L2
                                       IOSTANDARD LVCMOS33 }
                                                              [get ports {
                                                                          led[5] }];
set property -dict { PACKAGE PIN K3
                                       IOSTANDARD LVCMOS33 }
                                                              [get ports {
                                                                          led[6] }];
set property -dict { PACKAGE PIN K2
                                       IOSTANDARD LVCMOS33 }
                                                              [get ports {
                                                                          led[7] }];
set_property -dict { PACKAGE_PIN K5
                                       IOSTANDARD LVCMOS33 }
                                                              [get ports {
                                                                          led[8]
set property -dict
                   { PACKAGE PIN P6
                                       IOSTANDARD LVCMOS33 }
                                                              [get_ports {
                                                                          led[9] }];
                   { PACKAGE_PIN R7
                                                                          led[10] }];
set_property -dict
                                       IOSTANDARD LVCMOS33 }
                                                              [get_ports {
set_property -dict { PACKAGE PIN R6
                                       IOSTANDARD LVCMOS33 }
                                                             [get_ports { led[11] }];
set property -dict { PACKAGE PIN T5
                                       IOSTANDARD LVCMOS33 } [get_ports { led[12] }];
set_property -dict { PACKAGE_PIN R5
                                       IOSTANDARD LVCMOS33 } [get_ports { led[13] }];
set_property -dict { PACKAGE_PIN T10
                                       IOSTANDARD LVCMOS33 } [get ports { led[14] }];
set property -dict { PACKAGE PIN T9
                                       IOSTANDARD LVCMOS33 } [get ports { led[15] }];#MSB
```

Port	Pin
Name	Number
Α	L4
В	L5
Χ	J1
Υ	H3
Z	J3






- Vivado project
  - □ FPGA programming (mapping) Create a constraint file








- Vivado project
  - □ FPGA programming (mapping) Create a constraint file






- Vivado project
  - □ FPGA programming (mapping) Create a constraint file








- Vivado project
  - □ FPGA programming (mapping) Create a constraint file








- Vivado project
  - □ FPGA programming (mapping) Create a constraint file








- Vivado project
  - □ FPGA programming (mapping) Create a constraint file







- Vivado project
  - □ FPGA programming (mapping) Create a constraint file




Port	Pin
Name	Number
Α	L4
В	L5
Χ	J1
Υ	H3
Z	J3






- Vivado project
  - □ FPGA programming (mapping) Implement Design








- Vivado project
  - □ FPGA programming (mapping) Implement Design








- Vivado project
  - FPGA programming (mapping) Generate Programming File








- Vivado project
  - □ FPGA programming (mapping) Generate Programming File








- Vivado project
  - □ FPGA programming
    - Connect the FPGA board to the computer and click on Open Target







- Vivado project
  - □ FPGA programming








Vivado project


FPGA programming








- Vivado project
  - FPGA programming








- Vivado project
  - □ FPGA programming





Α	В	Х	Υ	Z
0	0	0	0	0
0	1	0	1	1
1	0	0	1	1
1	1	1	1	0

