

Computer Architecture & Microprocessor System

END OF SEMESTER PROJECT 2: RISC-V RV32I PROCESSOR DESIGN AND SIMULATION USING VERILOG HDL

Dennis A. N. Gookyi






CONTENTS

End of semester project 2: RISC-V RV32I Processor Design and Simulation using Verilog HDL

(Microprocessors)



| | | Base Instr | uction S | et | | |
|--------------|------------|------------------|-------------|------------------|---------|------------------|
| | imm[31:12] | rd | 0110111 | LUI | | |
| | imm[31:12] | $^{\mathrm{rd}}$ | 0010111 | AUIPC | | |
| im | rd | 1101111 | $_{ m JAL}$ | | | |
| imm[11: | rs1 | 000 | rd | 1100111 | JALR | |
| imm[12 10:5] | rs2 | rs1 | 000 | imm[4:1 11] | 1100011 | BEQ |
| imm[12 10:5] | rs2 | rs1 | 001 | imm[4:1 11] | 1100011 | BNE |
| imm[12 10:5] | rs2 | rs1 | 100 | imm[4:1 11] | 1100011 | BLT |
| imm[12 10:5] | rs2 | rs1 | 101 | imm[4:1 11] | 1100011 | BGE |
| imm[12 10:5] | rs2 | rs1 | 110 | imm[4:1 11] | 1100011 | BLTU |
| imm[12 10:5] | rs2 | rs1 | 111 | imm[4:1 11] | 1100011 | BGEU |
| imm[11: | rs1 | 000 | rd | 0000011 | LB | |
| imm[11:0] | | rs1 | 001 | rd | 0000011 | LH |
| imm[11:0] | | rs1 | 010 | $^{\mathrm{rd}}$ | 0000011 | LW |
| imm[11:0] | | rs1 | 100 | $^{\mathrm{rd}}$ | 0000011 | LBU |
| imm[11:0] | | rs1 | 101 | rd | 0000011 | LHU |
| imm[11:5] | rs2 | rs1 | 000 | imm[4:0] | 0100011 | $_{\mathrm{SB}}$ |
| imm[11:5] | rs2 | rs1 | 001 | imm[4:0] | 0100011 | $_{ m SH}$ |
| imm[11:5] | rs2 | rs1 | 010 | imm[4:0] | 0100011 | sw |
| imm[11:0] | | rs1 | 000 | rd | 0010011 | ADDI |
| imm[11:0] | | rs1 | 010 | $^{\mathrm{rd}}$ | 0010011 | SLTI |
| imm[11:0] | | rs1 | 011 | $^{\mathrm{rd}}$ | 0010011 | SLTIU |
| imm[11:0] | | rs1 | 100 | $^{\mathrm{rd}}$ | 0010011 | XORI |
| imm[11:0] | | rs1 | 110 | rd | 0010011 | ORI |
| imm[11:0] | | rs1 | 111 | rd | 0010011 | ANDI |
| 0000000 | shamt | rs1 | 001 | $^{\mathrm{rd}}$ | 0010011 | SLLI |
| 0000000 | shamt | rs1 | 101 | rd | 0010011 | SRLI |
| 0100000 | shamt | rs1 | 101 | $_{ m rd}$ | 0010011 | SRAI |
| 0000000 | rs2 | rs1 | 000 | $^{\mathrm{rd}}$ | 0110011 | ADD |
| 0100000 | rs2 | rs1 | 000 | $^{\mathrm{rd}}$ | 0110011 | SUB |
| 0000000 | rs2 | rs1 | 001 | $^{\mathrm{rd}}$ | 0110011 | SLL |
| 0000000 | rs2 | rs1 | 010 | rd | 0110011 | SLT |
| 0000000 | rs2 | rs1 | 011 | rd | 0110011 | SLTU |
| 0000000 | rs2 | rs1 | 100 | $_{ m rd}$ | 0110011 | XOR |
| 0000000 | rs2 | rs1 | 101 | $^{\mathrm{rd}}$ | 0110011 | SRL |
| 0100000 | rs2 | rs1 | 101 | $^{\mathrm{rd}}$ | 0110011 | SRA |
| 0000000 | rs2 | rs1 | 110 | $^{\mathrm{rd}}$ | 0110011 | OR |
| 0000000 | rs2 | rs1 | 111 | $^{\mathrm{rd}}$ | 0110011 | AND |
| | | | | | | |

RV32I Base Instruction Set



RISC-V RV32I PROCESSOR DESIGN

Write Verilog codes and Testbenches for as many RISC-V

RV32I instructions as possible

| | | RV 321 | Base Instr | action S | et | | |
|-----|--------------|-----------------|------------|----------|---------------------|---------|-------------|
| , | | imm[31:12] | | | $^{\mathrm{rd}}$ | 0110111 | LUI |
| | | imm[31:12] | | | $^{\mathrm{rd}}$ | 0010111 | AUIPO |
| | imı | m[20 10:1 11 19 | 9:12] | | $^{\mathrm{rd}}$ | 1101111 | $_{ m JAL}$ |
| | imm[11: | 0] | rs1 | 000 | $^{\mathrm{rd}}$ | 1100111 | JALR |
| | imm[12 10:5] | rs2 | rs1 | 000 | imm[4:1 11] | 1100011 | BEQ |
| | imm[12 10:5] | rs2 | rs1 | 001 | imm[4:1 11] | 1100011 | BNE |
| | imm[12 10:5] | rs2 | rs1 | 100 | imm[4:1 11] | 1100011 | BLT |
| | imm[12 10:5] | rs2 | rs1 | 101 | imm[4:1 11] | 1100011 | BGE |
| | imm[12 10:5] | rs2 | rs1 | 110 | imm[4:1 11] | 1100011 | BLTU |
| | imm[12 10:5] | rs2 | rs1 | 111 | imm[4:1 11] | 1100011 | BGEU |
| | imm[11:0] | | rs1 | 000 | rd | 0000011 | LB |
| | imm[11: | | rs1 | 001 | rd | 0000011 | LH |
| | imm[11: | | rs1 | 010 | rd | 0000011 | LW |
| | imm[11: | | rs1 | 100 | rd | 0000011 | LBU |
| | imm[11: | 0] | rs1 | 101 | $^{\mathrm{rd}}$ | 0000011 | LHU |
| | imm[11:5] | rs2 | rs1 | 000 | imm[4:0] | 0100011 | SB |
| | imm[11:5] | rs2 | rs1 | 001 | imm[4:0] | 0100011 | $_{ m SH}$ |
| | imm[11:5] | rs2 | rs1 | 010 | imm[4:0] | 0100011 | sw |
| | imm[11:0] | | rs1 | 000 | rd | 0010011 | ADDI |
| | imm[11:0] | | rs1 | 010 | rd | 0010011 | SLTI |
| | imm[11:0] | | rs1 | 011 | rd | 0010011 | SLTIU |
| | imm[11:0] | | rs1 | 100 | rd | 0010011 | XORI |
| | imm[11:0] | | rs1 | 110 | rd | 0010011 | ORI |
| | imm[11:0] | | rs1 | 111 | rd | 0010011 | ANDI |
| | 0000000 | shamt | rs1 | 001 | rd | 0010011 | SLLI |
| | 0000000 | shamt | rs1 | 101 | $^{\mathrm{rd}}$ | 0010011 | SRLI |
| | 0100000 | shamt | rs1 | 101 | $^{\mathrm{rd}}$ | 0010011 | SRAI |
| | 0000000 | rs2 | rs1 | 000 | $^{\mathrm{rd}}$ | 0110011 | ADD |
| | 0100000 | rs2 | rs1 | 000 | $^{\mathrm{rd}}$ | 0110011 | SUB |
| | 0000000 | rs2 | rs1 | 001 | rd | 0110011 | SLL |
| | 0000000 | rs2 | rs1 | 010 | $^{\mathrm{rd}}$ | 0110011 | SLT |
| | 0000000 | rs2 | rs1 | 011 | rd | 0110011 | SLTU |
| | 0000000 | rs2 | rs1 | 100 | rd | 0110011 | XOR |
| | 0000000 | rs2 | rs1 | 101 | rd | 0110011 | SRL |
| | 0100000 | rs2 | rs1 | 101 | rd | 0110011 | SRA |
| - [| 0000000 | rs2 | rs1 | 110 | $^{\mathrm{rd}}$ | 0110011 | OR |
| | 0000000 | rs2 | rs1 | 111 | rd | 0110011 | AND |
| | | | | | | | |



RISC-V RV32I PROCESSOR DESIGN

The datapath and control should have the components shown in the figure below

