

Microprocessor System & Interfacing

MEMORY ELEMENTS

Dennis A. N. Gookyi





CONTENTS


Memory Elements





BIG PICTURE: BUILDING A PROCESSOR


Single cycle processor






BIG PICTURE: BUILDING A PROCESSOR

Single cycle processor





- Register file
 - N read/write registers
 - Indexed by register number








- Register file
 - N read/write registers
 - Indexed by register number

addix1, x0, 10




- How to write one register in the register file
 - Need a decoder





3-	8-ot	3 de	eco	der 1	truth	tak	ole d	and	cir	CU
i2	i1	iO	00	o1	02	о3	o4	о5	06	07
0	0	0								
0	0	1								
0	1	0								
0	1	1								
1	0	0								
1	0	1								
1	1	0								
1	1	1								







*	3-tc	о-8	dec	code	er tru	יth [·]	tabl	e a	nd (circ
i2	i1	i0	00	o1	o2	о3	o 4	o 5	06	ο7
0	0	0	1							
0	0	1		1						
0	1	0			1					
0	1	1				1				
1	0	0					1			
1	0	1						1		
1	1	0							1	
1	1	1								1




- Register file
 - N read/write registers
 - Indexed by register number

add x1, x0, x5


How to read from two registers?

Need a multiplexor






- Register file
 - N read/write registers
 - Indexed by register number
- Implementation:
 - D flip flops to store bits
 - Decoder for each write port
 - Mux for each read port






- Register file
 - N read/write registers
 - Indexed by register number
- Implementation:
 - D flip flops to store bits
 - Decoder for each write port
 - Mux for each read port








- Register file
 - Very fast (a few gate delays for both read and write)
 - + Adding extra ports is straightforward
 - Doesn't scale
 e.g. 32Mb register file with
 32 bit registers
 Need 32x 1M-to-1 multiplexor
 and 32x 20-to-1M decoder
 How many logic gates/transistors?





BIG PICTURE: BUILDING A PROCESSOR


Single cycle processor






- Storage Cells + bus
- Inputs: Address, Data (for writes)
- Outputs: Data (for reads)
- Also need R/W signal (not shown)

- ❖ N address bits -> 2^N words total
- M data bits -> each word M bits



Address


4M word lines that are each 8 bits wide






- Storage Cells + bus
- Decoder selects a word line
- R/W selector determines access type

Word line is then coupled to the data lines.






- ❖ How do we design a 4 x 2 Memory Module?
 - 4 word lines that are each 2 bits wide








- ❖ How do we design a 4 x 2 Memory Module?
 - 4 word lines that are each 2 bits wide








- ❖ How do we design a 4 x 2 Memory Module?
 - 4 word lines that are each 2 bits wide








- ❖ How do we design a 4 x 2 Memory Module?
 - 4 word lines that are each 2 bits wide







- ❖ How do we design a 4 x 2 Memory Module?
 - □ 4 word lines that are each 2 bits wide Bit Line







- ❖ How do we design a 4M x 8 Memory Module?
 - ☐ 4M word lines that are each 8 bits wide D_{in} 1/2 8

Address —

Chip Select —


Write Enable—
Output Enable -

4M x 8 SRAM



- ❖ How do we design a 4M x 8 Memory Module?
 - ☐ 4M word lines that are each 8 bits wide.


4M x 8 SRAM







- How do we design a 4M x 8 Memory Module?
 - 4M word lines that are each 8 bits wide



Shared Data Bus



- Register File tradeoffs
 - + Very fast (a few gate delays for both read and write)
 - + Adding extra ports is straightforward
 - Expensive, doesn't scale
 - Volatile
- ❖ Volatile Memory alternatives: SRAM, DRAM, ...
 - Slower
 - + Cheaper, and scales well
 - Volatile
- Non-Volatile Memory (NV-RAM): Flash, EEPROM, ...
 - + Scales well
 - Limited lifetime; degrades after 100000 to 1M writes

