

VLSI & Embedded System

## COMBINATIONAL LOGIC DESIGN

Dennis A. N. Gookyi





## **CONTENTS**


Combinational Logic Design





# BIG PICTURE: BUILDING A PROCESSOR

Single cycle processor





## **COMMON LOGIC GATES**

### Basic Logic gates





#### **AND**

#### OR

#### **Inverter**

#### **NAND**

#### **NOR**

Α	В	Z
0	0	1
0	1	0
1	0	0
1	1	0

#### **XNOR**

Α	В	<u> Z</u>
0	0	1
0	1	0
1	0	0
1	1	1



# COMBINATIONAL BUILDING BLOCKS

- Combinational logic is often grouped into larger building blocks to build more complex systems
- Hides the unnecessary gate-level details to emphasize the function of the building block
- We now examine:
  - Decoder
  - Multiplexer
  - Full adder
  - PLA (Programmable Logic Array)





### **DECODER**

- "Input pattern detector"
- n inputs and 2<sup>n</sup> outputs
- Exactly one of the outputs is 1 and all the rest are 0s
- The output that is logically 1 is the output corresponding to the input pattern that the logic circuit is expected to detect
- Example: 2-to-4 decoder


			ı					2:4	
	$A_1$	$A_0$	<i>Y</i> <sub>3</sub>	$Y_2$	$Y_1$	$Y_0$		Decoder	
•	0	0	0	0	0	1		11	$-Y_3$
	0	1	0	0	1	1	A <sub>1</sub>	10	$-Y_2$
	1	0		1	0	0	$A_0$ —	01	$-Y_1$
	1	1	1	0	0	0	O	00	$-Y_0$
		·	•						l <sup>o</sup>






### **DECODER**

- n inputs and 2<sup>n</sup> outputs
- Exactly one of the outputs is 1 and all the rest are 0s
- The output that is logically 1 is the output corresponding to the input pattern that the logic circuit is expected to detect








### **DECODER**

- The decoder is useful in determining how to interpret a bit pattern
  - It could be the address of a location in memory, that the processor intends to read from
  - It could be an instruction in the program and the processor needs to decide what action to take (based on instruction opcode)








- Selects one of the N inputs to connect it to the output
  - Based on the value of a log<sub>2</sub>N-bit control input called select
- Example: 2-to-1 MUX


S	$D_1$	$D_0$	Y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1








- Selects one of the N inputs to connect it to the output
  - Based on the value of a log<sub>2</sub>N-bit control input called select
- Example: 2-to-1 MUX









Multiplexers can be used as lookup tables to perform logic functions






4:1 multiplexer implementation of two-input AND function







Multiplexers can be used as lookup tables to perform logic functions








Multiplexers can be used as lookup tables to perform logic functions

Α	В	С	Y
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0


$$Y = A\overline{B} + \overline{B}\overline{C} + \overline{A}BC$$








Multiplexers can be used as lookup tables to perform logic functions: 8-input Lookup Table (LUT)










- SOP (sum-of-products) leads to two-level logic
- \* Example:  $Y = (\overline{A} \cdot \overline{B} \cdot \overline{C}) + (A \cdot \overline{B} \cdot \overline{C}) + (A \cdot \overline{B} \cdot C)$



A PLA enables the two-level SOP implementation of any N-input M-output function



Connections

The below logic structure is a very common building block for implementing any collection of logic functions one wishes to

An array of AND gates
followed by an array of OR c
gates

How do we determine the number of AND gates?


 Remember SOP: the number of possible minterms

□ For an n-input logic function, we need a PLA with 2<sup>n</sup> n-input AND gates

 How do we determine the number of OR gates? The number of output columns in the truth table



- How do we implement a logic function?
- Connect the output of an AND gate to the input of an OR gate if the corresponding minterm is included in the SOP
- This is a simple programmable logic construct
- Programming a PLA: we program the connections from AND gate outputs to OR gate inputs to implement a desired logic function



- Have you seen any other type of programmable logic?
  - Yes! An FPGA...


labs

An FPGA uses more advanced structures, as we see in the






PLA example








### PLA example






### PLA example






Implementing a Full Adder Using a PLA



#### Truth table of a full adder

$a_i$	<b>b</b> <sub>i</sub>	carry <sub>i</sub>	carry <sub>i+1</sub>	$S_{i}$
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

This input should not be connected to any outputs







We do not need



## COMPARATOR

- Equality checker (compare if equal)
- Checks if two N-input values are exactly the same
- Example: 4-bit Comparator










## **ARITHMETIC LOGIC UNIT (ALU)**

- Combines a variety of arithmetic and logical operations into a single unit (that performs only one function at a time)
- Usually denoted with this symbol:




#### **ALU Operations**

$F_{2:0}$	Function
000	A AND B
001	A OR B
010	A + B
011	not used
100	A AND $\overline{\mathrm{B}}$
101	A OR B
110	A - B
111	SLT





- A tri-state buffer enables gating of different signals onto a wire
- ❖ A tri-state buffer acts like a switch



E	Α	Y
0	0	Z
0	1	Z
1	0	0
1	1	1

- Floating signal (Z): Signal that is not driven by any circuit
  - Open circuit, floating wire






- Use of tri-state buffers
- Imagine a wire connecting the CPU and memory
  - At any time only the CPU or the memory can place a value on the wire, both not both
  - You can have two tri-state buffers: one driven by CPU, the other memory; and ensure at most one is enabled at any time






Use of tri-state buffers








Use of tri-state buffers








Use of tri-state buffers (MUX using tri-state buffers)










### PRIORITY CIRCUIT

- □ Inputs: "Requestors" with priority levels
- Outputs: "Grant" signal for each requestor
- Example 4-bit priority circuit
- Real life example: Imagine a bus requested by 4 processors



$A_3$	$A_2$	<i>A</i> <sub>1</sub>	$A_0$	<i>Y</i> <sub>3</sub>	$Y_2$	<i>Y</i> <sub>1</sub>	$Y_0$
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	D	0	0	1	U
0	0	1	1	0	0	1	0
0	1	0	0	0	1	0	0
0	1	0	1	0	1	0	0
0	1	1	0	0	1	0	0
0	1	1	1	0	1	0	0
1	0	0	0	1	0	0	0
1	0	0	1	1	0	0	0
1	0	1	0	1	0	0	0
1	0	1	1	1 1 1	0	0	0
1	1	0	0	1	0	0	0
1	1	0	1		0	0	0
1	1	1	0	1	0	0	0
1	1	1	1	1	0	0	0

