

Z80 Retro! – FLEADiP Board

FPGA Logic Engine And Display Processor Board

PAGE 1 : INTRODUCTION

PAGE 2 : Z80 RETRO INTERFACE

PAGE 3 : JOYSTICK & I/O PORTS

PAGE 4 : POWER SUPPLY

PAGE 5 : MOUSE FPGA CONFIGURATION

PAGE 6 : MOUSE FPGA I/O

PAGE 7 : MOUSE FPGA SERDES, RGB, & HDMI

PAGE 8 : VGA BUFFERS & CONNECTOR

Z80 Retro Interface

File: Z80Interface.kicad_sch

Joystick & IO Ports

File: Joystick_IO_Ports.kicad_sch

Power Supply

File: PowerSupply.kicad_sch

Mouse Config

File: Mouse-config.kicad_sch

Mouse IO

File: Mouse-io.kicad_sch

Mouse Serdes RGB & HDMI

File: Mouse-serdes.kicad_sch

Mouse VGA

File: Mouse-vga.kicad_sch

MOUNTING HOLES

- 4 required for tooling
- 4 required for mechanical
- 1 extra if board connects directly above Z80-Retro main board

H1 MountingHole H2 MountingHole H3 MountingHole H4 MountingHole


LOGO101 LOGO102



PCB STACKUP NOTE

JLC04161H-3313 stackup gives :
 * Ideal trace impedance (50 & 100ohms).
 * GND plane closer to signal layer routing for improved signal integrity.

PROBE GND PINS



This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2.

You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions

Z80 Retro! – FLEADiP Board
 FPGA Logic Engine And Display Processor

Title: Z80 Retro! – FLEADiP Board

Size: USLetter	Date: 2023-06-12	Rev: 0.0
KiCad E.D.A. kicad 7.0.2	Drawn: Denno Wiggle	Id: 1/8

Z80 PIN HEADER

Possible Alternatives
to Amazon receptacle?
SSQ-120-04-G-D
SSQ-120-04-F-D


A11	1	40	A10
A12	2	39	A9
A13	3	38	A8
A14	4	37	A7
A15	5	36	A6
CLK	6	35	A5
D4	7	34	A4
D3	8	33	A3
D5	9	32	A2
D6	10	31	A1
	11	30	A0
D2	12	29	
D7	13	28	M1
D0	14	27	RESET
INT	15	26	BUSRQ
NMI	16	25	WAIT
MREQ	17	24	BUSACK
IORQ	18	23	WR
	19	22	RD
	20	21	

Z80 Retro! Interface

Z80 ADDRESS

Z80 CONTROL

Z80 DATA



Z80 Retro! Interface


Title: Z80 Retro! – FLEADIP Board

Size: USLetter Date: 2023-06-12 Rev: 0.0

KiCad E.D.A. kicad 7.0.2 Drawn: Denno Wiggles Id: 2/8

JOYSTICK & I/O PORTS


JOYSTICK 0 - Player 1



JOYSTICK0 and JOYSTICK1 btn2 and 5V are wired per MSX two button joystick.
Not for 2 button Atari compatible joystick!


JOYSTICK 1 - Player 2

Use header to Female DB9 Cable + gender changer.
Alterate : 2x5 to Male DB9 cable with pin swap.





GROMCLK is used to check the FPGA PLL function.
Frequency should be 447,411.9Hz


J900 has no use on FLEADIP other than to make the Z80 interrupt accessible to the user as a pin.
(It's a left-over from A81 used on 2068-Z80-TMS9118)



INPUT CONNECTOR



CONFIG SWITCH & BUS BUFFER



USER I/O CONNECTOR

Connects directly to the FPGA for custom functions. No buffers and no protection.


Joystick and IO Ports

Title: Z80 Retro! - FLEADIP Board


Size: USLetter Date: 2023-06-12 Rev: 0.0
KiCad E.D.A. kicad 7.0.2 Drawn: Denno Wiggles Id: 3/8

POWER SUPPLY



CORE POWER




IO POWER




SERDES POWER




3.3V POWER SUPPLY



1.2V POWER SUPPLY



PLL POWER FILTERS



Power Supply 3.3V & 1.2V


Title: Z80 Retro! – FLEADIP Board

Size: USLetter Date: 2023-06-12 Rev: 0.0


KiCad E.D.A. kicad 7.0.2 Drawn: Denno Wiggles Id: 4/8

MOUSE FPGA CONFIGURATION


FPGA CONFIGURATION



SPI FLASH




JTAG INTERFACE




To use Efinity Programmer and Debug tools in JTAG Mode Connect FT2232H port BD

To use Efinity Programmer in SPI mode to program FLASH and FPGA connect FT2232H port AD.

SPI INTERFACE TO ESP PROGRAMMER BOARD




Raspberry Pi SPI programmer code for FPGA is available from Efinity Support page (not FLASH).



FPGA NSTATUS LED

FPGA CDONE LED



CARD STATUS LED


Mouse FPGA Configuration

Title: Z80 Retro! – FLEADiP Board


Size: USLetter	Date: 2023-06-12	Rev: 0.0
KiCad E.D.A. kicad 7.0.2	Drawn: Denno Wiggles	Id: 5/8

MOUSE FPGA I/O

GPIO PINS



50MHz OSCILLATOR



Mouse FPGA I/O Ports


Title: Z80 Retro! – FLEADiP Board

Size: USLetter Date: 2023-06-12 Rev: 0.0

KiCad E.D.A. kicad 7.0.2 Drawn: Denno Wiggles Id: 6/8


MOUSE FPGA SERDES, RGB, & HDMI

LVDS TO TMDS




EQ1	EQ0	SETTING
GND	GND	0 dB
GND	VDD	2 dB
VDD	GND	4 dB
VDD	VDD	6 dB

RGB & LVDS OUTPUTS



LINE PROTECTION



On the hdmi connector void the plane underneath the TXP and TXN pins to reduce capacitance.
Ref : Layout Guideline for PTN3366

Mouse FPGA serdes, RGB, & HDMI


Title: Z80 Retro! - FLEADiP Board

Size: USLetter Date: 2023-06-12 Rev: 0.0
KiCad E.D.A. kicad 7.0.2 Drawn: Denno Wiggle Id: 7/8


VGA BUFFERS AND CONNECTOR

ISOLATION BUFFERS

Buffers added to provide protection and isolation for the Mouse FPGA



VGA CONNECTOR



VGA Buffers and Connector

Title: Z80 Retro! – FLEADiP Board

Size: USLetter	Date: 2023-06-12	Rev: 0.0
KiCad E.D.A. kicad 7.0.2	Drawn: Denno Wiggle	Id: 8/8