# Z80 Retro! - FLEADiP Board FPGA Logic Engine And Display Processor Board

PAGE 1: INTRODUCTION

Z80 Retro Interface

File: Z80Interface.kicad\_sch

Joystick & IO Ports

File: Joystck\_IO\_Ports.kicad\_sch

Power Supply

File: PowerSupply.kicad\_sch

Mouse Config

File: Mouse-config.kicad\_sch

Mouse 10

File: Mouse-io.kicad\_sch

Mouse Serdes RGB & HDMI

File: Mouse-serdes.kicad\_sch

Mouse VGA

File: Mouse-vga.kicad\_sch

PAGE 2 : Z80 RETRO INTERFACE

PAGE 3: JOYSTICK & I/O PORTS

PAGE 4: POWER SUPPLY

PAGE 5: MOUSE FPGA CONFIGURATION

PAGE 6: MOUSE FPGA I/O

PAGE 7: MOUSE FPGA SERDES, RGB, & HDMI

PAGE 8: VGA BUFFERS & CONNECTOR

### MOUNTING HOLES

- 4 required for tooling


- 4 required for mechanical - 1 extra if board connects directly above Z80-Retro main board

O H1 MountingHole O H2 MountingHole O MountingHole O MountingHole

#### PCB STACKUP NOTE

JLC04161H-3313 stackup gives : \* Ideal trace impedance (50 & 100ohms). \* GND plane closer to signal layer routing for improved signal integrity.

### PROBE GND PINS



LOG0101

L0G0102




This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2.


You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (http://ohwr.org/cernohl). This documentation is distributed wiTHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY. SATISFACTORY QUALITY AND FINESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 Deplicable conditions


- [	700			0 • 0		
- 1	780	Retroi	- FLEA	1)112 .	Koard	
- 1	200	100.	, ,,,	ווט		
- 1	EDC A			A 1	D . I	D
- 1	FP(7A	Indic	FNAINE	Апп	DISDIAV	Processor
L	11 0/1	Logic	Linginic	71110	Dispidy	Processor


		- FLEADIF	buaru
1 litla: /8/)	Patrol	- FLEADIP	Roard

| Size: USLetter | Date: 2023-06-12 Rev: 0.0 Drawn: Denno Wiggle KiCad E.D.A. kicad 7.0.2 ld: 1/8











# MOUSE FPGA I/O

### **GPIO PINS**

### **50MHz OSCILLATOR**




Mouse FPGA I/O Ports					
Title: Z80 Retro! — FLEADiP Board					
Size: USLetter Date: 2023-06-12	Rev: 0.0				
KiCad E.D.A. kicad 7.0.2 Drawn: Denno Wi	ggle   Id: 6/8				



## **VGA BUFFERS AND CONNECTOR**

#### VGA CONNECTOR



VGA Buffers and Connector				
Title: Z80 Re	ADiP Board			
Size: USLetter Date: 2023-0		06-12	Rev: 0.0	
KiCad E.D.A. kicad 7.0.2		Drawn: Denno Wiggle	ld: 8/8	

3