

SEWER

Simple Eval With EZ80F91 on RCBUS

PAGE 1 : INTRODUCTION

PAGE 2 : RCBUS INTERFACE

PAGE 3 : CPU POWER & ZDI

PAGE 4 : CPU ADDRESS & DATA BUS

PAGE 5 : CPU ETHERNET

PAGE 6 : CPU GPIO & RTC

RcBusInterface



File: RcBusInterface.kicad_sch
CpuPowerZdi



File: ez80_PowerZdi.kicad_sch
CpuAddressData



File: ez80_AddressDataBus.kicad_sch
CpuEthernet



File: ez80_EthernetInterface.kicad_sch
CpuGpioRtc



File: ez80_Gpio.kicad_sch

LOG01



LOG02



PCB STACKUP NOTE

JLC04161H-3313 stackup gives :
* Ideal trace impedance (50 & 100ohms).
* GND plane closer to signal layer routing
for improved signal integrity.

MOUNTING/TOOLING HOLES



H1
MountingHole



H2
MountingHole



H3
MountingHole



H4
MountingHole



H5
MountingHole

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2.

You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>).
This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY,
SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions

Simple Eval With EZ80F91 on RCBUS

Title: SEWER

Size: USLetter

Date: 2024-08-16

Rev: 0


KiCad E.D.A. 8.0.4

Drawn: Denno Wiggle

Id: 1/6

RCBUS Interface

RCBUS CONNECTOR




RCBUS STUFFING OPTION FOR MEMORY BANKING

To use memory banking with a 16K granularity on PETER populate R203 & R204, remove R205 & R206, and cut RCBUS pins A16 through to A20.


To use memory banking with a 32K granularity on PETER populate R203, remove R205, and cut RCBUS pins A16 through to A20.



RCBUS JUMPERS JUMPER A



JUMPER B



JUMPER C



Install Jumper between J204.5 and J204.6 to write to the internal CPU FLASH memory.

RCBUS Interface

Title: SEWER

Size: USLetter Date: 2024-08-16


Rev: 0

KiCad E.D.A. 8.0.4


Drawn: Denno Wiggie

Id: 2/6

CPU Power & ZDI





POWER SUPPLY



269-EZ80F91AZA50EK-ND

ZDI DEBUG INTERFACE



CPU Power & ZDI

Title: SEWER


Size: USLetter Date: 2024-08-16

Rev: 0

KiCad E.D.A. 8.0.4

Drawn: Denno Wiggles Id: 3/6

CPU Address & Data Bus



Title: SEWER


Date: 2024-08-16

KiCad E.D.A. 8.0.4

Drawn: Denno Wiggle

Id: 4/6

CPU Ethernet Interface



Sheet is a placeholder for future
10/100 Ethernet implementation.

CPU Ethernet Interface


Title: SEWER

Size: USLetter	Date: 2024-08-16	Rev: 0
KiCad E.D.A. 8.0.4	Drawn: Denno Wiggle	Id: 5/6

CPU GPIO RTC



TTL LEVEL CPU SIGNAL HEADER



SPI_MOSI	R602	10K 1% 0603
SPI_MISO	R603	10K 1% 0603
SPI_CLK	R604	10K 1% 0603
SPI_CS0_N	R605	10K 1% 0603
SPI_CS5_N	R606	10K 1% 0603
CPU_I2C_SCL	R607	10K 1% 0603
CPU_I2C_SDA	R608	10K 1% 0603
CPU_PA0	R609	10K 1% 0603
CPU_PA1	R610	10K 1% 0603
CPU_PC2	R611	10K 1% 0603
CPU_PC3	R612	10K 1% 0603
CPU_PD2	R613	10K 1% 0603
CPU_PD3	R614	10K 1% 0603
CPU_UART1_RXD	R615	10K 1% 0603
CPU_UART2_RXD	R616	10K 1% 0603
CPU_INT0_N	R617	10K 1% 0603
CPU_INT1_N	R618	10K 1% 0603
CPU_INT2_N	R619	10K 1% 0603

CPU GPIO & Real Time Clock		
Title: SEWER		
Size: USLetter	Date: 2024-08-16	Rev: 0
KiCad E.D.A. 8.0.4	Drawn: Denno Wiggle	Id: 6/6

Title: SEWER

Size: USLetter	Date: 2024-08-16	Rev: 0
----------------	------------------	--------

KiCad E.D.A. 8.0.4	Drawn: Denno Wiggle	Id: 6/6
--------------------	---------------------	---------

Drawn: Denno Wiggle	Id: 6/6
---------------------	---------

Rev: 0

Id: 6/6