


SERIES TERMINATORS

CPU_IORQ_N_S	R1	33R 1% 0603H	CPU_IORQ_N
CPU_MREQ_N_S	R2	33R 1% 0603H	CPU_MREQ_N
CPU_M1_N_S	R4	33R 1% 0603H	CPU_M1_N
CPU_WR_N_S	R6	33R 1% 0603H	CPU_WR_N
CPU_RD_N_S	R8	33R 1% 0603H	CPU_RD_N
CPU_PHI_S	R10	33R 1% 0603H	CPU_CLOCK_PHI
CPU_BUSACK_N_S	R12	33R 1% 0603H	CPU_BUSACK_N
CPU_TEND1_N_S	R14	33R 1% 0603H	CPU_TEND1_N
CPU_RFSH_N_S	R16	33R 1% 0603H	CPU_RFSH_N

Z8S180 20 MHZ CPU




INPUT SIGNAL PULL-UPS

CPU_CLOCK_SRC	R3	10K 1% 0603H	
CPU_RESET_N	R5	10K 1% 0603H	
CPU_BUSREQ_N	R7	10K 1% 0603H	
CPU_WAIT_N	R9	10K 1% 0603H	
CPU_NMI_N	R11	10K 1% 0603H	
CPU_INT0_N	R13	10K 1% 0603H	
CPU_INT1_N	R15	10K 1% 0603H	
CPU_INT2_N	R17	10K 1% 0603H	
CPU_DREQ1_N	R18	10K 1% 0603H	

RCBUS JUMPERS

RCBUS_UART1_TX	1	2	CPU_TXA0
RCBUS_UART1_RX	3	4	CPU_TXA1
RCBUS_UART1_RX	5	6	CPU_RXA0
RCBUS_UART2_RX	7	8	CPU_RXA1
RCBUS_INT2_N	9	10	CPU_INT2_N
RCBUS_INT1_N	11	12	CPU_INT1_N
RCBUS_DREQ0_N	1	2	CPU_CKA0
RCBUS_TEND0_N	3	4	CPU_CKA1
RCBUS_DREQ1_N	5	6	CPU_DREQ1_N
RCBUS_TEND1_N	7	8	CPU_TEND1_N

RCBUS CONNECTOR



J2
Conn_02x40_Top_Bottom

CPU_A15	1	41	MEM_OE_N
CPU_A14	2	42	MEM_CE_N
CPU_A13	3	43	MEM_WE_N
CPU_A12	4	44	CUSTOM 44
CPU_A11	5	45	RCBUS_DREQ0_N
CPU_A10	6	46	RCBUS_TEND0_N
CPU_A9	7	47	RCBUS_DREQ1_N
CPU_A8	8	48	RCBUS_TEND1_N
CPU_A7	9	49	CPU_A23
CPU_A6	10	50	CPU_A22
CPU_A5	11	51	CPU_A21
CPU_A4	12	52	CPU_A20
CPU_A3	13	53	CPU_A19
CPU_A2	14	54	CPU_A18
CPU_A1	15	55	CPU_A17
CPU_A0	16	56	CPU_A16
CPU_M1_N	19	59	CPU_RFSH_N
CPU_RESET_N	20	60	PAGE
CPU_CLOCK_PHI	21	61	CPU_CLOCK_SRC
CPU_INT0_N	22	62	CPU_BUSACK_N
CPU_MREQ_N	23	63	CPU_HALT_N
CPU_WR_N	24	64	CPU_BUSREQ_N
CPU_RD_N	25	65	CPU_WAIT_N
CPU_IORQ_N	26	66	CPU_NMI_N
CPU_D0	27	67	CPU_D8
CPU_D1	28	68	CPU_D9
CPU_D2	29	69	CPU_D10
CPU_D3	30	70	CPU_D11
CPU_D4	31	71	CPU_D12
CPU_D5	32	72	CPU_D13
CPU_D6	33	73	CPU_D14
CPU_D7	34	74	CPU_D15
RCBUS_UART1_TX	35	75	RCBUS_UART2_TX
RCBUS_UART1_RX	36	76	RCBUS_UART2_RX
RCBUS_INT1_N	37	77	RCBUS_INT2_N
USER2	38	78	I2C_SCL
USER3	39	79	I2C_SDA
USER4	40	80	USER8

ZORO Z8S180 ON RCBUS ONLY

PCB STACKUP NOTE

JLC04161H-7628 (STD) stackup gives :
* 50ohm trace impedance for 13mil trace.


MOUNTING/TOOLING HOLES

● H1 MountingHole ● H2 MountingHole ● H3 MountingHole ● H4 MountingHole ● H5 MountingHole

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2.

You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions

TTL LEVEL CPU SIGNAL HEADER



CPU_RXA0	R31	10K 1% 0603H	
CPU_RXA1	R32	10K 1% 0603H	
CPU_RXS	R33	10K 1% 0603H	
CPU_CTS0_N	R34	10K 1% 0603H	
CPU_DCD0_N	R35	10K 1% 0603H	

Z8S180 On RCBUS Only

Title: ZORO

Size: USLetter Date: 2024-07-24

Rev: 0

KiCad E.D.A. 8.0.4

Drawn: Denno Wiggie

Id: 1/1