SPIFEE
Sixty-eight thousand Processor Including Flash Engineering Eval

PAGE 1 : INTRODUCTION

PAGE 2 : RCBUS INTERFACE

PAGE 3 : CPU 68000

RcBusInterface
File: RcBusInterface.kicad_sch

Cpu68000
File: 68k_Cpu.kicad_sch

PCB STACKUP NOTE

JLC04161H-3313 stackup gives :
* Ideal trace impedance (50 & 100ohms).
* GND plane closer to signal layer routing for improved signal integrity.

MOUNTING/TOOLING HOLES

H1 MountingHole
H2 MountingHole
H3 MountingHole
H4 MountingHole
H5 MountingHole

LOGO1 LOGO2

68000 Processor Including Flash Engineering Eval

Title: SPIFEE

Size: USLetter	Date: 2026-04-27	Rev: 0
KiCad E.D.A. 10.0.1	Drawn: Denno Wiggle	Id: 1/3

RCBUS Interface



RCBUS Interface		
Title: SPIFEE		
Size: USLetter	Date: 2026-04-27	Rev: 0
KiCad E.D.A. 10.0.1	Drawn: Denno Wiggle	Id: 2/3


CPU, FLASH, CLOCK
CPU MC68SEC000FU
512KBYTE FLASH
CPU SIGNAL PULL-UP
CPU CLOCKING
RCBUS OR LOCAL
U302
MC68SEC000FU
Package_QFP:PQFP-64_14x14mm_P0.8mm
U305
SST39SF040-55
U301
DS1086LU+
U303B 74LVC2G07
U303A 74LVC2G07
U304B 74LVC3G06
U304A 74LVC3G06
U304C 74LVC3G06
U303C 74LVC2G07
U304D 74LVC3G06
J301
RESET
HALT
FC0
FC1
FC2
CPU_A[0..23]
CPU_D[0..7]
CLOCK_CPU
CLOCK_RC_IN
CLOCK_I2C
I2C_SCL
I2C_SDA
EN_I2C_CLK
CPU_MODE_8BIT
Route CLOCK_CPU daisy chain for minimal stub
68SEC000 CPU, Flash Memory, and Clock
Title: SPIFEE
Size: USLetter
Date: 2026-04-27
Rev: 0
KiCad E.D.A. 10.0.1
Drawn: Denno Wiggle
Id: 3/3