

PETER

Peripheral ECP5 Technology and Entertainment Resource

PAGE 1 : INTRODUCTION

PAGE 2 : POWER SUPPLY

PAGE 3 : RCBUS CONNECTORS

PAGE 4 : CPU BUS SRAM MEMORY

PAGE 5 : FPGA IO, uSD CARD, & OSCILLATOR

PAGE 6 : FPGA CONFIGURATION & STATUS LED's

PAGE 7 : RGB VGA PORT & OSCILLATOR

PAGE 8 : PS/2 & AUDIO

PAGE 9 : SNES CONNECTORS

PAGE 10 : UART FT230X x2

PAGE 11 : USER I/O, SPI, I2C, RTC, ETHERNET

PAGE 12 : ESP32-S3 SPI FLASH PROGRAMMER
UART WIFI USER I/O

Power Supply

File: PowerSupply.kicad_sch
RCBUS Connectors

File: RCBUS_Connectors.kicad_sch
SRAM MEMORY

File: CpuBusSram.kicad_sch
FPGA IO

File: FPGA-io.kicad_sch
FPGA Config

File: FPGA-config.kicad_sch
RGB VGA

File: VideoRGB-port.kicad_sch
PS2 & Audio

File: PS2-Audio.kicad_sch
SNES Connectors

File: SnesConnectors.kicad_sch
UART_FT230X

File: UartPorts.kicad_sch
USER IO, SPI, I2C

File: UserIoSpiI2c.kicad_sch
ESP32-S3

File: Esp32s3-Programmer.kicad_sch

PCB STACKUP NOTE

JLC04161H-3313 stackup gives :
* Ideal trace impedance (50 & 100ohms).
* GND plane closer to signal layer routing
for improved signal integrity.

MOUNTING HOLES

- 4 required for tooling
- 4 required for mechanical

H1 MountingHole H2 MountingHole H3 MountingHole H4 MountingHole

LOGO101 LOGO102



This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2.

You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>).
This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY,
SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions

Peripheral ECP5 Technology and Entertainment
Resource. Connects to CPU card/RCBUS card.

Title: PETER

Size: A	Date: 2024-07-29	Rev: 0.0
KiCad E.D.A. 8.0.4	Drawn: Denno Wiggle	Id: 1/12


RCBUS CONNECTORS

RCBUS CARD SOCKET CONNECTOR – 3.3V ONLY
NOT 5V TOLERANT!

80-PIN BOTH SIDES

40-PIN RIGHT SIDE ON BOARD

RCBUS EXPANSION PLUG CONNECTOR
NOT 5V TOLERANT!



CPU BUS SRAM MEMORY

SRAM MEMORY 2MB x 8
1MB x 8

SRAM MEMORY STUFFING OPTIONS


STUFFING OPTION 1

RCBUS_CARD	PETER	R401	R402	R403	R404	R405
1Mx8	1Mx8	0	----	0	----	0
----	1Mx8	0	----	0	----	0

STUFFING OPTION 2

RCBUS_CARD	PETER	R401	R402	R403	R404	R405
----	2Mx8	----	0	----	0	----
----	1Mx8	----	0	----	0	----


Use the appropriate FPGA image for MEM_CE/A20 drive for configuration chosen.




CPU Bus SRAM Memory.

Title: PETER

Size: A	Date: 2024-07-29	Rev: 0.0
KiCad E.D.A. 8.0.4	Drawn: Denno Wiggle	Id: 4/12



FPGA STATUS LED FPGA CONFIG OK LED
OFF = INIT OR CONFIG ERROR ON = USER MODE



The schematic diagram illustrates the SPI interface between the FPGA and the U603 module. The FPGA pins R610 through R615 are connected to the U603 pins 1 through 7. R610 is connected to pin 1 (CS), R611 to pin 5 (CLK), R612 to pin 6 (DI(100)), R613 to pin 2 (DO(101)), R614 to pin 3 (IO2), and R615 to pin 7 (IO3). The U603 module is a W25Q128V18SIQ. The circuit is powered by +3.3V and grounded to GND. A 100nF capacitor C605 is connected between the +3.3V supply and GND.

U201H
LFE5U-25F-7TG144C

+3.3V

R618 4K02 1% 0603 FPGA_TDI 61 TDI



R619 4K02 1% 0603 FPGA_TDO 60 TDO

R620 4K02 1% 0603 FPGA_TCK 63 TCK

R621 4K02 1% 0603 FPGA_TMS 64 TMS

GND

JTAG

[illegible]

FPGA Configuration & Status LED's.

Title: PETER

Size: A	Date: 2024-07-29
---------	------------------


Rev: 0.0

KiCad E.D.A. 8.0.4

Drawn: Denno Wiggle	Id: 6/12
---------------------	----------



Id: 6/12

RGB BUFFERS OSCILLATOR VGA CONNECTOR




ISOLATION BUFFERS


Buffers added to provide protection and isolation for the FPGA. Also helps when higher resolutions are used.



VGA CONNECTOR



50.35MHz VGA OSCILLATOR



NOTE : LFE45U has different PLL pin input so PLL may not perform as 12U & 25U parts.

VGA Buffers and Connector.
Pixel Clock Oscillator.

Title: PETER


Size: A Date: 2024-07-29

KiCad E.D.A. 8.0.4


Drawn: Denno Wiggie

Rev: 0.0 Id: 7/12

PS2 MOUSE & KEYBOARD



AUDIO DAC & 3.5MM SOCKET



PLACE:
1. CPCA/B capacitor closest.
2. CPV capacitor next closest.
3. Then LINE Cap followed by VMID cap.
See PCB layout guide.






Audio DAC and PS2 Keyboard & Mouse Interface.

Title: PETER

Size: A	Date: 2024-07-29	Rev: 0.0
KiCad E.D.A. 8.0.4	Drawn: Denno Wiggle	Id: 8/12

SNES CONNECTORS

Clock pulse and corresponding button	
0	B
1	Y
2	Select
3	Start
4	Up
5	Down
6	Left
7	Right
8	A
9	X
10	L
11	R
12	[no button, always high]
13	[no button, always high]
14	[no button, always high]
15	[no button, always high]



SNES Connectors x 2.

Title: PETER

Size: A

Date: 2024-07-29




Rev: 0.0

KiCad E.D.A. 8.0.4

Drawn: Denno Wiggle


Id: 9/12

UART1 FT230X




Add Jumpers vertically to determine how FPGA UART is connected.
a) to FT230X
b) to ESP
c) FPGA_GPIO2/3 is connected to CTS/RTS if needed.

JUMPER E GPIO SELECTION






JUMPER C UART 2



Add Jumpers vertically to determine how FPGA UART is connected.
a) to FT230X
b) to ESP
c) FPGA_GPIO0/1 is connected to CTS/RTS if needed.

UART2 FT230X



PROGRAM CBUS3 FOR VBUS_SENSE FUNCTION
FT230X INPUT PINS HAVE INTERNAL 75K PULL-UP


FTDI USB UART Ports x2.

Title: PETER


Size: A Date: 2024-07-29 Rev: 0.0
KiCad E.D.A. 8.0.4 Drawn: Denno Wiggle Id: 10/12

USER IO, SPI, I2C


DS3132 RTC + AT24C32 MODULE



WIZMON W5500 ETHERNET MODULE



JUMPER F FPGA I/O BOARD DEVICE SIGNAL SELECTION




Add Jumpers to connect GPIO Pins on left side of connector to specific use signals if needed.



GPIO0-3 can be used for CTS/RTS instead. See FT230X page.

If using W5500 module add a vertical jumper between CPU_RESET_N & W5500_RESET_N or a horizontal jumper to GPIO3.



JUMPER B RCBUS SELECTION (2 OF 2)



USER I2C SPI EDGE CONNECTOR





ESP UART0 SERIAL PORT ESP USER I/O EDGE CONNECTOR



Do not populate ESP_USER_I04 to 6 resistor if using ESP32 with Octal Flash (1.8V).

USER GPIO EDGE CONNECTOR



USER I/O, SPI, I2C, DS3231 RTC & W5500 Ethernet Modules.RCBUS Jumper Selection.

Title: PETER

Size: A

Date: 2024-07-29

Rev: 0.0

KiCad E.D.A. 8.0.4

Drawn: Denno Wiggle

Id: 11/12

