

# PETER

## Peripheral ECP5 Technology and Entertainment Resource

PAGE 1 : INTRODUCTION

PAGE 2 : POWER SUPPLY

PAGE 3 : RCBUS CONNECTORS

PAGE 4 : CPU BUS SRAM MEMORY

PAGE 5 : FPGA IO, uSD CARD, & OSCILLATOR

PAGE 6 : FPGA CONFIGURATION & STATUS LED's

PAGE 7 : RGB VGA PORT & OSCILLATOR

PAGE 8 : PS/2 & AUDIO

PAGE 9 : SNES CONNECTORS

PAGE 10 : UART FT230X x2

PAGE 11 : USER I/O, SPI, I2C, RTC, ETHERNET

PAGE 12 : ESP32-S3 SPI FLASH PROGRAMMER  
UART WIFI USER I/O

Power Supply

File: PowerSupply.kicad\_sch  
RCBUS Connectors

File: RCBUS\_Connectors.kicad\_sch  
SRAM MEMORY

File: CpuBusSram.kicad\_sch  
FPGA IO

File: FPGA-io.kicad\_sch  
FPGA Config

File: FPGA-config.kicad\_sch  
RGB VGA

File: VideoRGB-port.kicad\_sch  
PS2 & Audio

File: PS2-Audio.kicad\_sch  
SNES Connectors

File: SnesConnectors.kicad\_sch  
UART\_FT230X

File: UartPorts.kicad\_sch  
USER IO, SPI, I2C

File: UserIoSpiI2c.kicad\_sch  
ESP32-S3

File: Esp32s3-Programmer.kicad\_sch

### PCB STACKUP NOTE

JLC04161H-3313 stackup gives :  
\* Ideal trace impedance (50 & 100ohms).  
\* GND plane closer to signal layer routing  
for improved signal integrity.

### MOUNTING HOLES

- 4 required for tooling  
- 4 required for mechanical

H1 MountingHole H2 MountingHole H3 MountingHole H4 MountingHole

LOGO101 LOGO102




This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2.

You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>).  
This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY,  
SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions

Peripheral ECP5 Technology and Entertainment  
Resource. Connects to CPU card/RCBUS card.

Title: PETER

Size: A	Date: 2024-07-29	Rev: 0.0
KiCad E.D.A. 8.0.4	Drawn: Denno Wiggle	Id: 1/12




## RCBUS CONNECTORS

**RCBUS CARD SOCKET CONNECTOR – 3.3V ONLY  
NOT 5V TOLERANT!**

## 80-PIN BOTH SIDES

## 40-PIN RIGHT SIDE ON BOARD

## RCBUS EXPANSION PLUG CONNECTOR NOT 5V TOLERANT!



# CPU BUS SRAM MEMORY

SRAM MEMORY 2MB x 8  
1MB x 8

## SRAM MEMORY STUFFING OPTIONS


### STUFFING OPTION 1

RCBUS_CARD	PETER	R401	R402	R403	R404	R405
1Mx8	1Mx8	0	---	0	---	0
---	1Mx8	0	---	0	---	0

### STUFFING OPTION 2

RCBUS_CARD	PETER	R401	R402	R403	R404	R405
---	2Mx8	---	0	---	0	---
---	1Mx8	---	0	---	0	---


Use the appropriate FPGA image for MEM\_CE/A20 drive for configuration chosen.



CPU Bus SRAM Memory.

Title: PETER


Size: A	Date: 2024-07-29	Rev: 0.0
KiCad E.D.A. 8.0.4	Drawn: Denno Wiggle	Id: 4/12




# FPGA CONFIGURATION

**FPGA STATUS LED**  
OFF = INIT OR CONFIG ERROR


**FPGA CONFIG OK LED**  
ON = USER MODE




## 128Mbit SPI FLASH



## FPGA JTAG INTERFACE





FT232H CONNECTIONS  
J601.2 TDI : Pin AD1  
J601.4 TMS : Pin AD3  
J601.8 TCK : Pin AD0  
J601.10 TDO : Pin AD2




FT232H CONNECTIONS (SPI)  
J602.2 MOSI : Pin AD1  
J602.4 CS\_N : Pin AD3  
J602.5 DONE : Pin AD5  
J602.6 CRESET : Pin AD4  
J602.8 CLK : Pin AD0  
J602.10 MISO : Pin AD2


## FPGA SPI FLASH PROGRAMMING HEADER



## 2.5V VOLTAGE SUPERVISOR FPGA RESET YELLOW BUTTON



## FPGA RESET LED ON = RESET APPLIED



FPGA Configuration & Status LED's.

Title: PETER

Size: A

Date: 2024-07-29


Rev: 0.0

KiCad E.D.A. 8.0.4

Drawn: Denno Wiggles

Id: 6/12


# RGB BUFFERS OSCILLATOR VGA CONNECTOR





## ISOLATION BUFFERS

Buffers added to provide protection and isolation for the FPGA. Also helps when higher resolutions are used.

## VGA CONNECTOR



## 50.35MHz VGA OSCILLATOR




VGA Buffers and Connector.  
Pixel Clock Oscillator.


Title: PETER

Size: A	Date: 2024-07-29	Rev: 0.0
KiCad E.D.A. 8.0.4	Drawn: Denno Wiggie	Id: 7/12


# PS2 MOUSE & KEYBOARD



# AUDIO DAC & 3.5MM SOCKET



PLACE:  
1. CPCA/B capacitor closest.  
2. CPV capacitor next closest.  
3. Then LINE Cap followed by VMID cap.  
See PCB layout guide.



Audio DAC and PS2 Keyboard & Mouse Interface.

Title: PETER






Size: A	Date: 2024-07-29	Rev: 0.0
KiCad E.D.A. 8.0.4	Drawn: Denno Wiggle	Id: 8/12



# SNES CONNECTORS

Clock pulse and corresponding button


0	B
1	Y
2	Select
3	Start
4	Up
5	Down
6	Left
7	Right
8	A
9	X
10	L
11	R
12	[no button, always high]
13	[no button, always high]
14	[no button, always high]
15	[no button, always high]



SNES Connectors x 2.


Title: PETER

Size: A	Date: 2024-07-29	Rev: 0.0
KiCad E.D.A. 8.0.4	Drawn: Denno Wiggle	Id: 9/12




# USER IO, SPI, I2C


## DS3132 RTC + AT24C32 MODULE



## WIZMON W5500 ETHERNET MODULE



## JUMPER F FPGA I/O BOARD DEVICE SIGNAL SELECTION




Add Jumpers to connect GPIO Pins on left side of connector to specific use signals if needed.


GPIO0-3 can be used for CTS/RTS instead. See FT230X page.

If using W5500 module add a vertical jumper between CPU\_RESET\_N & W5500\_RESET\_N or a horizontal jumper to GPIO3.


## JUMPER B RCBUS SELECTION (2 OF 2)






## USER I2C SPI EDGE CONNECTOR




## ESP UART0 SERIAL PORT ESP USER I/O EDGE CONNECTOR



## USER GPIO EDGE CONNECTOR



Do not populate ESP\_USER\_I04 to 6 resistor if using ESP32 with Octal Flash (1.8V).



USER I/O, SPI, I2C, DS3231 RTC & W5500 Ethernet Modules.RCBUS Jumper Selection.

Title: PETER

Size: A

Date: 2024-07-29

Rev: 0.0

KiCad E.D.A. 8.0.4

Drawn: Denno Wiggles

Id: 11/12

## ESP SD CARD

## ESP SD CARD ACTIVITY LED

## ESP32 JTAG PROGRAMMING






USE FLOW-THROUGH ROUTING

# ESP32-S3

## ESP32-S3-WROOM-1

## ESP32 BOOT

## WIFI LED



Only use Modules with quad-SPI interface (N8R2).  
Modules with octal-SPI (N8R8):  
\* Avoid use of GPIO33-37

GPIO 0, 3, 45 & 46 are strapping pins.

FPGA\_RESET\_N = OPEN DRAIN DRIVER

ESP32-S3-WROOM-1 Interface.  
SPI FLASH Programmer, UART, WIFI, USER I/O.

Title: PETER		
Size: A	Date: 2024-07-29	Rev: 0.0
KiCad E.D.A. 8.0.4	Drawn: Denno Wiggie	Id: 12/12