PETER Peripheral ECP5 Technology and Entertainment Resource

PAGE 1: INTRODUCTION

File: PowerSupply.kicad_sch **RCBUS Connectors**

Power Supply

PAGE 2: POWER SUPPLY

File: RCBUS_Connectors.kicad_sch SRAM MEMORY

PAGE 3: RCBUS CONNECTORS

File: CpuBusSram.kicad_sch FPGA IO

PAGE 4: CPU BUS SRAM MEMORY

File: FPGA-io.kicad_sch

FPGA Config

PAGE 5: FPGA IO, uSD CARD, & OSCILLATOR

File: FPGA-config.kicad_sch RGB VGA

PAGE 6: FPGA CONFIGURATION & STATUS LED's

File: VideoRGB-port.kicad_sch PS2 & Audio

PAGE 7: RGB VGA PORT & OSCILLATOR

File: PS2-Audio.kicad_sch

SNES Connectors

PAGE 8: PS/2 & AUDIO

File: SnesConnectors.kicad_sch

PAGE 9: SNES CONNECTORS

UART_FT230X

PAGE 10: UART FT230X x2

File: UartPorts.kicad_sch USER IO. SPI, I2C

PAGE 11: USER I/O, SPI, I2C, RTC, ETHERNET

File: UserIoSpil2c.kicad_sch ESP32-S3

PAGE 12: ESP32-S3 SPI FLASH PROGRAMMER

File: Esp32s3-Programmer.kicad_sch

UART WIFI USER I/O

LOG0101



L0G0102

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2

You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (http://ohwr.org/cernohl). This documentation is distributed withOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY. ASSISTACTORY QUALITY AND FINESS FOR A PARTICULAR PURPOSE. PIOR SEES see the CERN OHL v.1.2 Papilcable conditions

PCB STACKUP NOTE

JLC04161H-3313 stackup gives:
* Ideal trace impedance (50 & 100ohms). * GND plane closer to signal layer routing for improved signal integrity.

MOUNTING HOLES

 4 required for tooling 4 required for mechanical

H1 MountingHole H2 MountingHole MountingHole MountingHole








Peripheral ECP5 Technology and Entertainment Resource. Connects to CPÚ card/RCBUS card.

Title: PETER

Date: 2024-07-29 Size: A Rev: 0.0 KiCad E.D.A. 8.0.4 Drawn: Denno Wiggle ld: 1/12



RCBUS CONNECTORS

RCBUS CARD SOCKET CONNECTOR - 3.3V ONLY **NOT 5V TOLERANT!**

40-PIN RIGHT SIDE ON BOARD

80-PIN BOTH SIDES Conn_02x40_Top_Bottom CPU_A15 41 RCBUS_MEM_OE_N CPU_A14 42 RCBUS_MEM_CE_N CPU_A[20..0] CPU_A[20..0] 4,5 43 RCBUS_MEM_WE_N CPU_A13 Conn_02x40_Top_Bottom CPU A12 44 CUSTOM 44 RCBUS_MEM_OE_N 41 ___ CPU_A11 45 CPU_DREQO_N 2 CPU_A14 RCBUS_MEM_CE_N 42 CPU_A10 46 CPU TENDO N RCBUS_MEM_WE_N 43 CPU_A13 CPU_A9 47 RCBUS_DREQ1_N CUSTOM_44 4 CPU_A12 CPU_A8 48 RCBUS_TEND1_N CPU_DREQO_N 45 5 CPU_A11 CPU_A7 9 49 CPU_A23 6 CPU_A10 CPU_TENDO_N 46 CPU_A6 10 50 CPU_A22 RCBUS_DREQ1_N 47 CPU_A9 CPU_A5 51 CPU_A21 8 CPU_A8 RCBUS_TEND1_N 48 Card with a 40-pin bus slot CPU_A4 12 52 CPU_A20 CPU_A23 9 CPU_A7 should be plugged into the CPU_A3 53 CPU_A19 RIGHT hand side of connector 4,5 (CPU_A[20..0]) CPU_A[20..0] CPU_A22 10 CPU_A6 +3.3V CPU_A2 14 54 CPU_A18 CPU_A21 11 CPU_A5 +3.3V CPU_A1 55 CPU_A17 CPU_A20 12 CPU_A4 C303 C304 4.7uF 100nF X5R X7R 16V 50V 0603 0603 CPU_A0 56 CPU_A16 CPU_A19 GND 13 CPU A3 +3.3VCPU_A18 14 CPU_A2 18 +3.3V CPU_A17 15 CPU_A1 GND CPU_M1_N 59 CPU RFSH N 16 CPU_A0 CPU_A16 C301 C302 4.7uF 100nF CPU_RESET_N 20 60 PAGE 57 CPU_CLOCK_PHI 21 61 CPU_CLOCK_SRC CPU_INTO_N 22 62 CPU_BUSACK_N CPU_RFSH_N 19 CPU_M1_N GND 59 CPU_M1_N CPU_MREQ_N 63 CPU_HALT_N PAGE 20 CPU_RESET_N CPU_RESET_N 5,11 CPU_WR_N 64 CPU_BUSREQ_N CPU_CLOCK_SRC 61 21 CPU_CLOCK_PHI 5 CPU_CLOCK_SRC CPU_CLOCK_PHI > 5 65 CPU_WAIT_N CPU_RD_N GND CPU_BUSACK_N 62 22 CPU_INTO_N 5 CPU_BUSACK_N CPU_INTO_N 5 CPU_IORQ_N 66 CPU_NMI_N CPU_HALT_N 63 23 CPU_MREQ_N CPU_MREQ_N CPU_D0 67 CPU_D8 CPU_BUSREQ_N 64 24 CPU_WR_N 5 CPU_BUSREQ_N CPU_WR_N CPU_D1 68 CPU_D9 25 CPU_RD_N CPU_D[7..0] CPU_WAIT_N CPU_WAIT_N CPU_RD_N CPU_D[7..0] > 4,5 29 CPU_D2 69 CPU_D10 CPU_NMI_N 26 CPU_IORQ_N CPU_NMI_N CPU_IORQ_N > 5 CPU_D3 70 CPU_D11 27 CPU_D0 CPU_D4 31 71 CPU_D12 CPU_D9 68 28 CPU_D1 CPU_D5 72 CPU_D13 CPU_D10 29 CPU_D2 CPU_D6 33 73 CPU_D14 CPU_D11 70 30 CPU D3 CPU_D7 74 CPU_D15 CPU_D12 31 CPU_D4 RCBUS_UART1_TX 35 75 RCBUS_UART2_TX CPU_D13 32 CPU_D5 RCBUS_UART1_RX 36 76 RCBUS_UART2_RX 33 CPU_D6 CPU_D14 77 CPU_INT2_N CPU_INT1_N CPU_D15 34 CPU_D7 USER2 38 78 RCBUS_I2C_SCL 35 RCBUS_UART1_TX RCBUS_UART1_TX 11 RCBUS_UART2_TX 75 11 RCBUS_UART2_TX USER3 79 RCBUS_I2C_SDA 36 RCBUS_UART1_RX RCBUS_UART1_RX 11 RCBUS_UART2_RX 76 11 CRCBUS_UART2_RX USER4 80 USER8 CPU_INT2_N 37 CPU_INT1_N

CPU_INT1_N

JUMPER A RCBUS SELECTION (1 OF 2)

RCBUS EXPANSION PLUG CONNECTOR

NOT 5V TOLERANT!

SEE P.11 FOR JUMPER B

			J303		
5 CPU_DREQ1_N	CPU_DREQ1_N	1		2	RCBUS_DREQ1_N
5 CPU TEND1 N	CPU_TEND1_N	3		4	RCBUS_TEND1_N
4.5 MEM_WE_N	MEM_WE_N	5		6	RCBUS_MEM_WE_N
4,5 MEM_WE_N	MEM_CE_N	7		8	RCBUS_MEM_CE_N
4.5 MEM OE N	MEM_OE_N	9		10	RCBUS_MEM_OE_N
4,5 MEM_UE_N					

	CPU Bus Connections.						
	Title: PETER						
	Size: A	Date: 2024-0	Date: 2024-07-29				
	KiCad E.D.A. 8.0.	4	Drawn: Denno Wiggle	ld: 3/12			
$\overline{}$							

									+3.3V ↑
				+3.3V	CPU_HALT_N	R301	^\/\	1% 0603	
CPU BUSREQ N	R303 🔥	10K 1	% 0603	1 .	CPU_RFSH_N CPU_M1_N	R302_V	^ ^	1% 0603 1% 0603	→
	R305	\ <u> </u>	.% 0603	=	CPU_MREQ_N	R306		1% 0603	
0.0	R307	10K 1	.% 0603		CPU_IORQ_N	R308_\	^ ^	1% 0603	
0.0	R309_ _{\\\\\}	\ <u> </u>	.% 0603		CPU_WR_N	R310_\v	^^_	1% 0603	_
	R311\\/\/	۰	.% 0603		CPU_RD_N	R312_\v	^ ^	1% 0603	— ↓
	R313\\\\\\	\ <u> </u>	.% 0603		MEM_CE_N	R314\	^ ^	1% 0603	— ↓
	$R315_{\Lambda\Lambda}^{VV}$	_	.% 0603		MEM_OE_N	R316\	^ ^ _	1% 0603	— ↓
_CPU_TEND1_N	R317\\/\/	<u>10K 1</u>	.% 0603		MEM_WE_N	R318\	<u>√√10K</u>	1% 0603	

38_USER2

39 USER3

40 USER4


RCBUS_I2C_SCL 78

RCBUS_I2C_SDA 79


RCBUS_I2C_SCL


11 (RCBUS_I2C_SDA)


CPU BUS SRAM MEMORY





CPU Bus SR.	AM Memory	·.	
Title: PETER			
Size: A	Date: 2024-0	07-29	Rev: 0.0
KiCad E.D.A. 8.0	.4	Drawn: Denno Wiggle	ld: 4/12
	Title: PETER Size: A	Title: PETER Size: A Date: 2024-0	Size: A Date: 2024-07-29
















USER 10, SPI, 12C


DS3132 RTC + AT24C32 MODULE



WIZMON W5500 ETHERNET MODULE



JUMPER F FPGA I/O BOARD DEVICE SIGNAL SELECTION




Add Jumpers to connect GPIO Pins on left side of connector to specific use signals if needed

GPI00-3 can be used for CTS/RTS instead. See FT230X

If using W5500 module add a vertical jumper between CPU_RESET_N & W5500_RESET_N or a horizontal jumper to GPIO3.

JUMPER B RCBUS SELECTION (2 OF 2)






3V3_104

C1104 100nF


3V3_I03



ESP USER I/O

USER GPIO EDGE CONNECTOR

ESP UARTO SERIAL PORT



GND

pin shorting error

	+3.3V
	<u>↑</u>
ESP_USER_IO0	R1107 _{A A A} 10K 1% 0603
ESP_USER_I01	R1108 VVV 10K 1% 0603
ESP_USER_I02	R1109 VVV 10K 1% 0603
ESP_USER_I03	R1110 VVV 10K 1% 0603
ESP_USER_I07	R1111 VVV 10K 1% 0603
ESP_USER_I06	R1112 VVV 10K 1% 0603
ESP_USER_I05	R1113 VVV 10K 1% 0603
ESP_USER_I04	R1114 VVV 10K 1% 0603
	_ v v v_

+3.37

+3.3V

R1101 2K00 1% 0603 R1102 2K00 1% 0603

R1103 10K 1% 0603 R1104 10K 1% 0603 R1105 10K 1% 0603 R1106 10K 1% 0603

Do not populate ESP_USER_IO4 to 6 resistor if using ESP32 with

		Λ
GPI00	R1118 A A A 10K 1% 0603	1
GPI01	R1119 VVV 10K 1% 0603	Ī
GPI02	R1120 VVV 10K 1% 0603	I
GPI03	R1121 VVV 10K 1% 0603	I
FPGA_GPI04	R1123 VVV 10K 1% 0603	Ī
FPGA_GPI05	R1122 VVV 10K 1% 0603	_
		_

USER I/O, SPI, I2C, DS3231 RTC & W5500 Ethernet Modules.RCBUS Jumper Selection.

USER_I2C_SDA

USER_SPI_CS_N

USER_SPI_MISO

USER_SPI_CLK

USER_SPI_MOSI

USER_I2C_SCL

Title: PETER

Date: 2024-07-29 Size: A Rev: 0.0 KiCad E.D.A. 8.0.4 Drawn: Denno Wiggle ld: 11/12

