

SPIFEE

Sixty-eight thousand Processor Including Flash Engineering Eval

PAGE 1 : INTRODUCTION

RcBusInterface



File: RcBusInterface.kicad_sch
Cpu68000



File: 68k_Cpu.kicad_sch

PAGE 2 : RCBUS INTERFACE

PAGE 3 : CPU 68000

PCB STACKUP NOTE

JLC04161H-3313 stackup gives :

- Ideal trace impedance (50 & 100ohms).
- GND plane closer to signal layer routing for improved signal integrity.

MOUNTING/TOOLING HOLES

LOG01

LOG02



H1 MountingHole H2 MountingHole H3 MountingHole H4 MountingHole H5 MountingHole

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2.

You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions

68000 Processor Including Flash
Engineering Eval

Title: SPIFEE


Size: USLetter	Date: 2026-04-27	Rev: 0
KiCad E.D.A. 10.0.1	Drawn: Denno Wiggle	Id: 1/3

RCBUS Interface

RCBUS CONNECTOR

A21/AVEC OPTION

If AVEC signal is not needed then use this signal to connect A21 to FPGA to enable 2MB of SRAM and 4MB address space total.



RCBUS Interface


Title: SPIFEE

Size: USLetter	Date: 2026-04-27	Rev: 0
KiCad E.D.A. 10.0.1	Drawn: Denno Wiggle	Id: 2/3



CPU, FLASH, CLOCK

CPU MC68SEC000FU





512KBYTE FLASH



CPU SIGNAL PULL-UP



CPU CLOCKING RCBUS OR LOCAL



68SEC000 CPU, Flash Memory, and Clock

Title: SPIFEE

Size: USLetter Date: 2026-04-27

Rev: 0

KiCad E.D.A. 10.0.1

Drawn: Denno Wiggle

Id: 3/3