

ASS0 - Dan Nguyen (z5206032)

## Part 1

Mutual Exclusion

Eventual Entry

Absence of Deadlock

Absence of Unnecessary Delay

Conclusion

## Part 2

Programs

Transition Diagrams

Assertion Networks

Inductivity

Interference

Mutual Exclusion

## Part 3

## ASS0 - Dan Nguyen (z5206032)


## Part 1

Let:

- $csP$  be the event where  $P$  enters its critical section.
- $csQ$  be the event where  $Q$  enters its critical section.
- $waitP$  be the event where  $P$  is waiting.
- $waitQ$  be the event where  $Q$  is waiting.
- $intentP$  be  $P$ 's intent to enter its critical section.
- $intentQ$  be  $Q$ 's intent to enter its critical section.

## Mutual Exclusion

Consider the timeline where there is no mutual exclusion:



Mutual exclusion is modelled as:


$$\text{mutexPQ} \models \Box \neg (csP \wedge csQ)$$

The spin command to verify this model is:

```
spin -search -ltl mutexPQ algY.pml
```

## Eventual Entry

Consider the timelines where there is an eventual entry:



Eventual entry is modelled as:

## Part 1

Mutual Exclusion

Eventual Entry

Absence of Deadlock

Absence of Unnecessary Delay

Conclusion

## Part 2

Programs

Transition Diagrams

Assertion Networks

Inductivity

Interference

Mutual Exclusion

## Part 3

algY.md

$$\text{entryP} \models \Box(\text{waitP} \implies \Diamond \text{csP})$$


$$\text{entryQ} \models \Box(\text{waitQ} \implies \Diamond \text{csQ})$$

The spin commands to verify these models are:

```
spin -search -a -ltl entryP algY.pml
spin -search -a -ltl entryQ algY.pml
```

## Absence of Deadlock

Consider the timelines where there is a deadlock:



Absence of deadlock is modelled as:

$$\begin{aligned} \text{deadlock1} &\models \Diamond \Box \neg(\text{waitP} \wedge \text{csQ}) \\ \text{deadlock2} &\models \Diamond \Box \neg(\text{waitP} \wedge \text{waitQ}) \\ \text{deadlock3} &\models \Diamond \Box \neg(\text{csP} \wedge \text{waitQ}) \\ \text{deadlock4} &\models \Diamond \Box \neg(\text{csP} \wedge \text{csQ}) \end{aligned}$$

The spin commands to verify these models are:

```
spin -search -ltl deadlock1 algY.pml
spin -search -ltl deadlock2 algY.pml
spin -search -ltl deadlock3 algY.pml
spin -search -ltl deadlock4 algY.pml
```

## Absence of Unnecessary Delay

Consider the timelines where there are no unnecessary delays:

ASS0 - Dan Nguyen (z5206032)

## Part 1

Mutual Exclusion

Eventual Entry

Absence of Deadlock

Absence of Unnecessary Delay

Conclusion

## Part 2

Programs

Transition Diagrams


Assertion Networks

Inductivity

Interference

Mutual Exclusion

## Part 3



Absence of unnecessary delay is modelled as:

$$\text{delayP} \models \Box((\text{waitP} \wedge \Box \neg \text{csQ} \wedge \text{intentP}) \implies \Diamond \text{csP})$$

$$\text{delayQ} \models \Box((\Box \neg \text{csP} \wedge \text{waitQ} \wedge \text{intentQ}) \implies \Diamond \text{csQ})$$

The spin command to verify this model is:

```
spin -search -a -ltl delayP algY.pml
spin -search -a -ltl delayQ algY.pml
```

**Conclusion**

Algorithm Y is a solution to the critical section problem since no failed assertions were raised.

**Part 2****Programs**Programs  $p$  and  $q$  shares a bit array,  $b$ , which is initialised as:

```
bit b[2] = {0, 0}
```

The program  $p$  is:

```

loop forever
p1:   non-critical section
p2:   b[0] = 1
p3:   while b[1] == 1
p4:     b[0] = 1
p5:     await (b[0] == 1)
p6:     b[0] = 1
p7:   critical section
p8:   b[0] = 0

```

The program  $q$  is:

```

loop forever
q1:   non-critical section
q2:   b[1] = 1

```

ASS0 - Dan Nguyen (z5206032)

Part 1

Mutual Exclusion

Eventual Entry

Absence of Deadlock

Absence of Unnecessary Delay

Conclusion

Part 2

Programs

Transition Diagrams

Assertion Networks

Inductivity

Interference


Mutual Exclusion

Part 3

```
q3:   while b[0] == 1
q4:       b[1] = 0
q5:       await (b[0] == 0)
q6:       b[1] = 1
q7:       critical section
q8:       b[1] = 0
```

Transition Diagrams

*p*'s transition diagram is:



*q*'s transition diagram is:

ASS0 - Dan Nguyen (z5206032)


## Part 1

Mutual Exclusion  
 Eventual Entry  
 Absence of Deadlock  
 Absence of Unnecessary Delay  
 Conclusion

## Part 2

Programs  
 Transition Diagrams  
 Assertion Networks  
 Inductivity  
 Interference  
 Mutual Exclusion

## Part 3

**Assertion Networks***p*'s assertion network is:

$$\begin{aligned}
 \mathcal{P}(p_1) &\Rightarrow b[0] = 0 \\
 \mathcal{P}(p_2) &\Rightarrow b[0] = 0 \\
 \mathcal{P}(p_3) &\Rightarrow b[0] = 1 \\
 \mathcal{P}(p_4) &\Rightarrow b[0] = 1 \wedge b[1] = 1 \\
 \mathcal{P}(p_5) &\Rightarrow b[0] = 1 \\
 \mathcal{P}(p_6) &\Rightarrow b[0] = 1 \\
 \mathcal{P}(p_7) &\Rightarrow b[0] = 1 \wedge b[1] = 0 \\
 \mathcal{P}(p_8) &\Rightarrow b[0] = 1
 \end{aligned}$$

*q*'s assertion network is:

$$\begin{aligned}
 \mathcal{Q}(q_1) &\Rightarrow b[1] = 0 \\
 \mathcal{Q}(q_2) &\Rightarrow b[1] = 0 \\
 \mathcal{Q}(q_3) &\Rightarrow b[1] = 1 \\
 \mathcal{Q}(q_4) &\Rightarrow b[0] = 1 \wedge b[1] = 1 \\
 \mathcal{Q}(q_5) &\Rightarrow b[1] = 0 \\
 \mathcal{Q}(q_6) &\Rightarrow b[0] = 0 \wedge b[1] = 0 \\
 \mathcal{Q}(q_7) &\Rightarrow b[0] = 0 \wedge b[1] = 1 \\
 \mathcal{Q}(q_8) &\Rightarrow b[1] = 1
 \end{aligned}$$

## Inductivity

## Part 1

Mutual Exclusion

Eventual Entry

Absence of Deadlock

Absence of Unnecessary Delay

Conclusion

Now verify our assertion networks with our transitions by induction:

$$l_i \xrightarrow{g; f} l_j : \mathcal{A}(l_i) \wedge g \implies \mathcal{A}(l_j) \circ f$$

For  $p$ :

$$\bullet \xrightarrow{\top; b[0]=0} p_1 :$$

$$\top \implies b[0] = 0 \circ b[0] = 0$$

$$\top \implies b[0] = 0 \rightarrow b[0] = 0$$

$$\implies \top$$

## Part 2

Programs

Transition Diagrams

Assertion Networks

Inductivity

Interference

Mutual Exclusion

$$p_1 \xrightarrow{\top; I} p_2 :$$

$$b[0] = 0 \wedge \top \implies b[0] = 0 \circ I$$

$$b[0] = 0 \implies b[0] = 0$$

$$\implies \top$$

$$p_2 \xrightarrow{\top; b[0]=1} p_3 :$$

$$b[0] = 1 \wedge \top \implies b[0] = 1 \circ b[0] = 1$$

$$b[0] = 1 \implies b[0] = 1 \rightarrow b[0] = 1$$

$$\implies \top$$

## Part 3

$$p_3 \xrightarrow{b[1]=1; I} p_4 :$$

$$b[0] = 1 \wedge b[1] = 1 \implies (b[0] = 1 \wedge b[1] = 1) \circ I$$

$$b[0] = 1 \wedge b[1] = 1 \implies b[0] = 1 \wedge b[1] = 1$$

$$\implies \top$$

$$p_4 \xrightarrow{\top; b[0]=1} p_5 :$$

$$b[0] = 1 \wedge b[1] = 1 \wedge \top \implies b[0] = 1 \circ b[0] = 1$$

$$b[0] = 1 \wedge b[1] = 1 \implies b[0] = 1 \rightarrow b[0] = 1$$

$$\implies \top$$

$$p_5 \xrightarrow{b[0]=1; b[0]=1} p_6 :$$

$$b[0] = 1 \wedge b[0] = 1 \implies b[0] = 1 \circ b[0] = 1$$

$$b[0] = 1 \implies \top$$

$$p_6 \xrightarrow{\top; b[0]=1} p_3 :$$

$$b[0] = 1 \wedge \top \implies b[0] = 1 \circ b[0] = 1$$

$$b[0] = 1 \implies \top$$

$$p_3 \xrightarrow{b[1] \neq 1; I} p_7 :$$

$$b[0] = 1 \wedge b[1] \neq 1 \implies (b[0] = 1 \wedge b[1] = 0) \circ I$$

$$b[0] = 1 \wedge b[1] = 0 \implies b[0] = 1 \wedge b[1] = 0$$

$$\implies \top$$

$$p_7 \xrightarrow{\top; I} p_8 :$$

$$b[0] = 1 \wedge b[1] = 0 \wedge \top \implies b[0] = 1 \circ I$$

$$b[0] = 1 \wedge b[1] = 0 \implies b[0] = 1$$

$$\implies \top$$

$$p_8 \xrightarrow{\top; b[0]=0} p_1 :$$

$$b[0] = 1 \wedge \top \implies b[0] = 0 \circ b[0] = 0$$

$$b[0] = 1 \implies \top$$

ASS0 - Dan Nguyen (z5206032)

Therefore,  $p$ 's assertion network is inductive.

Part 1

Mutual Exclusion

Eventual Entry

Absence of Deadlock

Absence of Unnecessary Delay

Conclusion

For  $q$ :

$$\bullet \xrightarrow{\top; b[1]=0} q_1 :$$

$$\top \implies b[1] = 0 \circ b[1] = 0$$

$$\top \implies b[1] = 0 \rightarrow b[1] = 0$$

$$\implies \top$$

$$q_1 \xrightarrow{\top; I} q_2 :$$

$$b[1] = 0 \wedge \top \implies b[1] = 0 \circ I$$

$$b[0] = 0 \implies b[0] = 0$$

$$\implies \top$$

Part 2

Programs

Transition Diagrams

Assertion Networks

Inductivity

Interference

Mutual Exclusion

$$q_2 \xrightarrow{\top; b[1]=1} q_3 :$$

$$b[1] = 0 \wedge \top \implies b[1] = 1 \circ b[1] = 1$$

$$b[1] = 0 \implies b[1] = 1 \rightarrow b[1] = 1$$

$$\implies \top$$

$$q_3 \xrightarrow{b[0]=1; I} q_4 :$$

$$b[1] = 1 \wedge b[0] = 1 \implies (b[0] = 1 \wedge b[1] = 1) \circ I$$

$$b[1] = 1 \wedge b[0] = 1 \implies b[0] = 1 \wedge b[1] = 1$$

$$\implies \top$$

Part 3

$$q_4 \xrightarrow{\top; b[1]=0} q_5 :$$

$$b[0] = 1 \wedge b[1] = 1 \wedge \top \implies b[1] = 0 \circ b[0] = 1$$

$$b[0] = 1 \wedge b[1] = 1 \implies b[0] = 1 \rightarrow b[0] = 1$$

$$\implies \top$$

$$q_5 \xrightarrow{b[0]=0; b[0]=0} q_6 :$$

$$b[1] = 0 \wedge b[0] = 0 \implies (b[0] = 0 \wedge b[1] = 0) \circ b[0] = 0$$

$$b[1] = 0 \wedge b[0] = 0 \implies b[0] = 0 \wedge b[1] = 0$$

$$\implies \top$$

$$q_6 \xrightarrow{\top; b[1]=1} q_3 :$$

$$b[0] = 0 \wedge b[1] = 0 \wedge \top \implies b[1] = 1 \circ b[1] = 1$$

$$b[0] = 0 \wedge b[1] = 0 \implies b[1] = 1 \rightarrow b[1] = 1$$

$$\implies \top$$

$$q_3 \xrightarrow{b[0] \neq 1; I} q_7 :$$

$$b[1] = 1 \wedge b[0] \neq 1 \implies (b[0] = 0 \wedge b[1] = 1) \circ I$$

$$b[1] = 1 \wedge b[0] = 0 \implies b[0] = 0 \wedge b[1] = 1$$

$$\implies \top$$

$$q_7 \xrightarrow{\top; I} q_8 :$$

$$b[0] = 0 \wedge b[1] = 1 \wedge \top \implies b[1] = 1 \circ I$$

$$b[0] = 0 \wedge b[1] = 1 \implies b[1] = 1$$

$$\implies \top$$

$$q_8 \xrightarrow{\top; b[1]=0} q_1 :$$

$$b[1] = 1 \wedge \top \implies b[1] = 0 \circ b[1] = 0$$

$$b[0] = 1 \implies \top$$

Therefore,  $q$ 's assertion network is inductive.

ASS0 - Dan Nguyen (z5206032)

Part 1

Mutual Exclusion

Eventual Entry

Absence of Deadlock

Absence of Unnecessary Delay

Conclusion

Part 2

Programs

Transition Diagrams

Assertion Networks

Inductivity

Interference

Mutual Exclusion

Part 3

## Interference

Trivially, there is no interference since  $p$  does not modify  $b[1]$  and  $q$  does not modify  $b[0]$ .

## Mutual Exclusion

*Might as well prove mutual exclusion.*

$$\begin{aligned}
 \mathcal{P}(p_7) \wedge \mathcal{Q}(q_7) &\iff (b[0] = 1 \wedge b[1] = 0) \wedge (b[0] = 0 \wedge b[1] = 1) \\
 &\iff (b[0] = 0 \wedge b[0] = 1) \wedge (b[1] = 0 \wedge b[1] = 1) \\
 &\iff \perp \wedge \perp \\
 \therefore \mathcal{P}(p_7) \wedge \mathcal{Q}(q_7) &\iff \perp
 \end{aligned}$$

$p$  at  $p_7$  and  $q$  at  $q_7$  are thus mutually exclusive.

## Part 3

Consider  $p$ 's transition diagram. It is clear to see that in the chain:

$p_3 \rightarrow p_4 \rightarrow p_5 \rightarrow p_6 \rightarrow p_3$ , there exists a superfluous transition of  $b[0] = 1$  at each step.

This chain can be simplified with an identity transition:

$$p_3 \xrightarrow{b[1]=1; I} p_4 \rightarrow p_5 \rightarrow p_6 \rightarrow p_3 \equiv p_3 \xrightarrow{b[1]=1; I} p_3$$

Furthermore, considering the assertions of the chain  $p$ :

$$\{\mathcal{P}(p_3), \mathcal{P}(p_4), \mathcal{P}(p_5), \mathcal{P}(p_6)\} \Rightarrow b[0] = 1$$

It is clear to see that the state of  $b[0]$  does not change.

Therefore,  $p$  is simplified as:

```

loop forever
p1:   non-critical section
p2:   b[0] = 1
p3:   while b[1] == 1
p4:       skip
p7:   critical section
p8:   b[0] = 0

```

Program  $q$  cannot be simplified further.