6/21/22, 4:21 PM algY.md

ASS0 - Dan Nguyen (z5206032)

Part 1

Mutual Exclusion

**Eventual Entry** 

Absence of Deadlock

Absence of Unncessary Delay

Conclusion

Part 2

Programs

Transition Diagrams

Assertion Networks

Inductivity

Interference

Mutual Exclusion

Part 3

# **ASS0 - Dan Nguyen (z5206032)**


#### Part 1

Let:

- $\cdot \ \operatorname{csP}$  be the event where P enters its critical section.
- ${
  m csQ}$  be the event where Q enters its critical section.
- waitP be the event where P is waiting.
- waitQ be the event where Q is waiting.
- intentP be P's intent to enter its critical section.
- intentQ be Q's intent to enter its critical section.

#### **Mutual Exclusion**

Consider the timeline where there is no mutual exclusion:




Mutual exclusion is modelled as:

$$mutexPQ \models \Box \neg (csP \land csQ)$$

The spin command to verify this model is:

## **Eventual Entry**

Consider the timelines where there is an eventual entry:



Eventual entry is modelled as:

algY.md

ASS0 - Dan Nguyen (z5206032)

 $entryP \models \Box(waitP \implies \Diamond csP)$  $entryQ \models \Box(waitQ \implies \Diamond csQ)$ 

Part 1

Mutual Exclusion

**Eventual Entry** 

Absence of Deadlock

Absence of Unncessary Delay

Conclusion

Part 2

Programs

Transition Diagrams

Assertion Networks

Inductivity

Interference

Mutual Exclusion


Part 3

The spin commands to verify these models are:

```
spin -search -a -ltl entryP algY.pml
spin -search -a -ltl entryQ algY.pml
```

#### **Absence of Deadlock**

Consider the timelines where there is a deadlock:



Absence of deadlock is modelled as:

```
\begin{aligned} \operatorname{deadlock1} &\models \Diamond \Box \neg (\operatorname{waitP} \wedge \operatorname{csQ}) \\ \operatorname{deadlock2} &\models \Diamond \Box \neg (\operatorname{waitP} \wedge \operatorname{waitQ}) \\ \operatorname{deadlock3} &\models \Diamond \Box \neg (\operatorname{csP} \wedge \operatorname{waitQ}) \\ \operatorname{deadlock4} &\models \Diamond \Box \neg (\operatorname{csP} \wedge \operatorname{csQ}) \end{aligned}
```

The spin commands to verify these models are:

```
spin -search -ltl deadlock1 algY.pml
spin -search -ltl deadlock2 algY.pml
spin -search -ltl deadlock3 algY.pml
spin -search -ltl deadlock4 algY.pml
```

#### **Absence of Unncessary Delay**

Consider the timelines where there are no unncessary delays:

algY.md

```
ASS0 - Dan Nguyen (z5206032)

Part 1

Mutual Exclusion

Eventual Entry

Absence of Deadlock

Absence of Unncessary Delay

Conclusion
```

Part 2

**Programs** 

Transition Diagrams


Assertion Networks

Inductivity

Interference

Mutual Exclusion

Part 3



Absence of unncessary delay is modelled as:

```
\begin{aligned} \operatorname{delayP} &\models \Box((\operatorname{waitP} \land \Box \neg \operatorname{csQ} \land \operatorname{intentP}) \implies \Diamond \operatorname{csP}) \\ \operatorname{delayQ} &\models \Box((\Box \neg \operatorname{csP} \land \operatorname{waitQ} \land \operatorname{intentQ}) \implies \Diamond \operatorname{csQ}) \end{aligned}
```

The spin command to verify this model is:

```
spin -search -a -ltl delayP algY.pml
spin -search -a -ltl delayQ algY.pml
```

#### Conclusion

Algorithm Y is a solution to the critical section problem since no failed assertions were raised.

#### Part 2

#### **Programs**

Programs p and q shares a bit array, b, which is initialised as:

```
bit b[2] = {0, 0}
```

The program p is:

```
loop forever
p1:
        non-critical section
        b[0] = 1
p2:
p3:
        while b[1] == 1
            b[0] = 1
p4:
p5:
            await (b[0] == 1)
            b[0] = 1
p6:
p7:
        critical section
p8:
        b[0] = 0
```

The program q is:

```
loop forever
q1: non-critical section
q2: b[1] = 1
```

6/21/22, 4:21 PM algY.md

ASS0 - Dan Nguyen (z5206032) q3: q4: q5:

Mutual Exclusion

**Eventual Entry** 

Absence of Deadlock

Absence of Unncessary Delay

Conclusion

Part 2

Programs

Transition Diagrams

Assertion Networks

Inductivity

Interference

Mutual Exclusion

Part 3

```
q3: while b[0] == 1

q4: b[1] = 0

q5: await (b[0] == 0)


q6: b[1] = 1

q7: critical section

q8: b[1] = 0
```

## **Transition Diagrams**

p's transition diagram is:



q's transition diagram is:

Part 1

Mutual Exclusion

**Eventual Entry** 

Absence of Deadlock

Absence of Unncessary Delay

Conclusion

Part 2

**Programs** 

Transition Diagrams


Assertion Networks

Inductivity

Interference

Mutual Exclusion

Part 3



#### **Assertion Networks**

p's assertion network is:

$$egin{aligned} \mathcal{P}(p_1) &\Rightarrow b[0] = 0 \ \mathcal{P}(p_2) &\Rightarrow b[0] = 0 \ \mathcal{P}(p_3) &\Rightarrow b[0] = 1 \ \mathcal{P}(p_4) &\Rightarrow b[0] = 1 \wedge b[1] = 1 \ \mathcal{P}(p_5) &\Rightarrow b[0] = 1 \ \mathcal{P}(p_6) &\Rightarrow b[0] = 1 \ \mathcal{P}(p_7) &\Rightarrow b[0] = 1 \wedge b[1] = 0 \ \mathcal{P}(p_8) &\Rightarrow b[0] = 1 \end{aligned}$$

q's assertion network is:

$$egin{aligned} \mathcal{Q}(q_1) &\Rightarrow b[1] = 0 \ \mathcal{Q}(q_2) &\Rightarrow b[1] = 0 \ \mathcal{Q}(q_3) &\Rightarrow b[1] = 1 \ \mathcal{Q}(q_4) &\Rightarrow b[0] = 1 \land b[1] = 1 \ \mathcal{Q}(q_5) &\Rightarrow b[1] = 0 \ \mathcal{Q}(q_6) &\Rightarrow b[0] = 0 \land b[1] = 0 \ \mathcal{Q}(q_7) &\Rightarrow b[0] = 0 \land b[1] = 1 \ \mathcal{Q}(q_8) &\Rightarrow b[1] = 1 \end{aligned}$$

### Inductivity

Part 1

Mutual Exclusion

**Eventual Entry** 

Absence of Deadlock

Absence of Unncessary Delay

Conclusion

Part 2

Programs

Transition Diagrams

Assertion Networks

Inductivity

Interference

Mutual Exclusion

Part 3

Now verify our assertion networks with our transitions by induction:

$$l_i \xrightarrow{g; f} l_j : \mathcal{A}(l_i) \wedge g \implies \mathcal{A}(l_j) \circ f$$

For p:

$$ullet \stackrel{ op;\; b[0]=0}{-\!\!\!\!-\!\!\!\!-\!\!\!\!-\!\!\!\!-} p_1:$$

$$p_1 \stackrel{ op;\; I}{\longrightarrow} p_2:$$

$$b[0] = 0 \land \top \implies b[0] = 0 \circ I$$
$$b[0] = 0 \implies b[0] = 0$$
$$\implies \top$$

$$p_2 \xrightarrow{ op;\ b[0]=1} p_3:$$

$$\begin{array}{ccc} b[0] = 1 \wedge \top & \Longrightarrow & b[0] = 1 \circ b[0] = 1 \\ b[0] = 1 & \Longrightarrow & b[0] = 1 \rightarrow b[0] = 1 \\ & \Longrightarrow & \top \end{array}$$

$$p_3 \xrightarrow{b[1]=1;\; I} p_4:$$

$$b[0] = 1 \land b[1] = 1 \implies (b[0] = 1 \land b[1] = 1) \circ I$$
  
 $b[0] = 1 \land b[1] = 1 \implies b[0] = 1 \land b[1] = 1$   
 $\implies \top$ 

$$p_4 \stackrel{ op;\; b[0]=1}{-\!\!\!\!-\!\!\!\!-\!\!\!\!-} p_5:$$

$$b[0] = 1 \wedge b[1] = 1 \wedge op \implies b[0] = 1 \circ b[0] = 1 \ b[0] = 1 \wedge b[1] = 1 \implies b[0] = 1 op b[0] = 1 \ \Longrightarrow op$$

$$p_5 \stackrel{b[0]=1;\; b[0]=1}{-\!\!\!\!-\!\!\!\!-\!\!\!\!-\!\!\!\!-\!\!\!\!-} p_6:$$

$$b[0] = 1 \land b[0] = 1 \implies b[0] = 1 \circ b[0] = 1$$
  
 $b[0] = 1 \implies \top$ 

$$p_6 \stackrel{ op;\; b[0]=1}{-\!\!\!\!-\!\!\!\!-\!\!\!\!-\!\!\!\!-} p_3:$$

$$b[0] = 1 \land \top \implies b[0] = 1 \circ b[0] = 1$$
  
 $b[0] = 1 \implies \top$ 

$$p_3 \xrightarrow{b[1] 
eq 1; \ I} p_7:$$

$$egin{aligned} b[0] &= 1 \wedge b[1] 
eq 1 &\Longrightarrow (b[0] = 1 \wedge b[1] = 0) \circ I \ b[0] &= 1 \wedge b[1] = 0 &\Longrightarrow b[0] = 1 \wedge b[1] = 0 \ \Longrightarrow &\top \end{aligned}$$

$$p_7 \stackrel{ op;\; I}{\longrightarrow} p_8:$$

$$p_7 \overset{ op; \ I}{\longrightarrow} p_8: \qquad b[0] = 1 \wedge b[1] = 0 \wedge op \implies b[0] = 1 \circ I \ b[0] = 1 \wedge b[1] = 0 \implies b[0] = 1 \ \longrightarrow op$$

$$p_8 \xrightarrow{ op;\; b[0]=0} p_1:$$

$$\begin{array}{ccc} b[0] = 1 \wedge \top & \Longrightarrow & b[0] = 0 \circ b[0] = 0 \\ b[0] = 1 & \Longrightarrow & \top \end{array}$$

Therefore, p's assertion network is inductive.

Part 1

Mutual Exclusion

**Eventual Entry** 

Absence of Deadlock

Absence of Unncessary Delay

Conclusion

Part 2

**Programs** 

Transition Diagrams

Assertion Networks

Inductivity

Interference

Mutual Exclusion

Part 3

For q:

$$ullet$$
  $\stackrel{ op;\;b[1]=0}{\longrightarrow} q_1:$ 

$$T : b[1] = 0$$
  $q_1 : ag{} egin{aligned} igtarrow & igtarrow & b[1] = 0 \circ b[1] = 0 \ igtarrow & b[1] = 0 
ightarrow b[1] = 0 \ \Longrightarrow & igtarrow &$ 

$$q_1 \stackrel{ op;\; I}{\longrightarrow} q_2:$$

$$\begin{array}{ccc} b[1] = 0 \wedge \top & \Longrightarrow & b[1] = 0 \circ I \\ b[0] = 0 & \Longrightarrow & b[0] = 0 \\ & \Longrightarrow & \top \end{array}$$

$$q_2 \xrightarrow{ op;\; b[1]=1} q_3:$$

$$b[1] = 0 \land \top \implies b[1] = 1 \circ b[1] = 1$$
  
 $b[1] = 0 \implies b[1] = 1 \rightarrow b[1] = 1$   
 $\implies \top$ 

$$q_3 \xrightarrow{b[0]=1;\; I} q_4:$$

$$egin{aligned} b[1] &= 1 \wedge b[0] = 1 &\Longrightarrow \ (b[0] = 1 \wedge b[1] = 1) \circ I \ b[1] &= 1 \wedge b[0] = 1 &\Longrightarrow \ b[0] = 1 \wedge b[1] = 1 \ &\Longrightarrow \ op \end{aligned}$$

$$q_4 \stackrel{ op;\; b[1]=0}{-\!\!\!\!-\!\!\!\!-\!\!\!\!-} q_5$$

$$q_4 \stackrel{ op;\ b[1]=0}{\longrightarrow} q_5: \qquad b[0] = 1 \wedge b[1] = 1 \wedge op \implies b[1] = 0 \circ b[0] = 1 \ b[0] = 1 \wedge b[1] = 1 \implies b[0] = 1 op b[0] = 1 \ \Longrightarrow \ op$$

$$q_5 \xrightarrow{b[0]=0;\; b[0]=0} q_6:$$

$$b[1] = 0 \land b[0] = 0 \implies (b[0] = 0 \land b[1] = 0) \circ b[0] = 0$$
  
 $b[1] = 0 \land b[0] = 0 \implies b[0] = 0 \land b[1] = 0$   
 $\implies \top$ 

$$q_6 \xrightarrow{ op;\; b[1]=1} q_3:$$

$$b[0] = 0 \land b[1] = 0 \land op \implies b[1] = 1 \circ b[1] = 1 \ b[0] = 0 \land b[1] = 0 \implies b[1] = 1 \rightarrow b[1] = 1 \ \implies op$$

$$q_3 \xrightarrow{b[0] 
eq 1;\; I} q_7:$$

$$b[1] = 1 \wedge b[0] \neq 1 \implies (b[0] = 0 \wedge b[1] = 1) \circ I$$
  
 $b[1] = 1 \wedge b[0] = 0 \implies b[0] = 0 \wedge b[1] = 1$   
 $\implies \top$ 

$$q_7 \stackrel{ op;\; I}{\longrightarrow} q_8:$$

$$q_7 \overset{ op;\; I}{\longrightarrow} q_8: \qquad b[0] = 0 \land b[1] = 1 \land op \implies b[1] = 1 \circ I \ b[0] = 0 \land b[1] = 1 \implies b[1] = 1 \ \Longrightarrow \; op$$

$$q_{8} \xrightarrow{ op;\; b[1]=0} q_{1}:$$

$$b[1] = 1 \land \top \implies b[1] = 0 \circ b[1] = 0$$
  
 $b[0] = 1 \implies \top$ 

Therefore, q's assertion network is inductive.

Part 1

Mutual Exclusion

**Eventual Entry** 

Absence of Deadlock

Absence of Unncessary Delay

Conclusion

Part 2

Programs

Transition Diagrams

Assertion Networks

Inductivity

Interference

Mutual Exclusion

Part 3

#### Interference

Trivially, there is no interference since p does not modify b[1] and q does not modify b[0].

### **Mutual Exclusion**

Might as well prove mutual exclusion.

$$\mathcal{P}(p_7) \wedge \mathcal{Q}(q_7) \iff (b[0] = 1 \wedge b[1] = 0) \wedge (b[0] = 0 \wedge b[1] = 1) \ \iff (b[0] = 0 \wedge b[0] = 1) \wedge (b[1] = 0 \wedge b[1] = 1) \ \iff \bot \wedge \bot \ \therefore \mathcal{P}(p_7) \wedge \mathcal{Q}(q_7) \iff \bot$$

p at  $p_7$  and q at  $q_7$  are thus mutually exclusive.

## Part 3

Consider p's transition diagram. It is clear to see that in the chain:

 $p_3 \to p_4 \to p_5 \to p_6 \to p_3$ , there exists a superfluous transition of b[0]=1 at each step. This chain can be simplified with an identity transition:

$$p_3 \stackrel{b[1]=1;\;I}{\longrightarrow} p_4 
ightarrow p_5 
ightarrow p_6 
ightarrow p_3 \equiv p_3 \stackrel{b[1]=1;\;I}{\longrightarrow} p_3$$

Furthermore, considering the assertions of the chain p:

$$\{\mathcal{P}(p_3),\mathcal{P}(p_4),\mathcal{P}(p_5),\mathcal{P}(p_6)\}\Rightarrow b[0]=1$$

It is clear to see that the state of b[0] does not change.

Therefore, p is simplified as:

```
loop forever
p1: non-critical section
p2: b[0] = 1
p3: while b[1] == 1
p4: skip
p7: critical section
p8: b[0] = 0
```

Program q cannot be simplified further.