

Q1

$$F = A\bar{B}(C+D) + (\bar{A}+B)AC + \bar{B}C(A+\bar{D}) + CD(\bar{A}+\bar{B})$$

a) Literals = 16

complements = 4

terms = 8

$$GAC = 16 + 4 + 8 = 28$$

b)

$$F(A, B, C, D) = A\bar{B}C + A\bar{B}D + ABC + \bar{A}\bar{B}C + \bar{B}C\bar{D} + A\bar{B}CD$$

A	B	C	D	F
0	0	0	0	0
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	0
1	1	0	1	0
1	1	1	0	1
1	1	1	1	1

c) $F = \sum m(2, 3, 9, 10, 11, 14, 15)$

d) $F = \prod M(0, 1, 4, 5, 6, 7, 8, 12, 13)$

Q1

e)

AB \ CD	00	01	11	10
00	0	0	1	1
01	0	0	0	0
11	0	0	1	1
10	0	1	1	1

$$f = \overline{A}BD + AC + \overline{B}C$$

Essential Pls same as Pls

$$\Rightarrow \overline{A}BD, AC, \overline{B}C$$

f)

AB \ CD	00	01	11	10
00	0	0	1	1
01	0	0	0	0
11	0	0	1	1
10	0	1	1	1

$$F = (C+D)(A+\overline{B})(A+C)(\overline{B}+C)$$

g) $F = \overline{A}BD + AC + \overline{B}C$

literals = 7

complements = 1

terms = 3

GIC = 7 + 1 + 3 = 11

reduction = 28 - 11 = 17

h) $\leq d(6,7)$

AB \ CD	00	01	11	10
00	0	0	1	1
01	0	0	x	x
11	0	0	1	1
10	0	1	1	1

$$F = C + \overline{A}BD$$


Q2(i)

Input = change (C)


outputs = Red(R); Green(G); Blue(B)

4 states: Red1, Green, Red2, Blue

a)



b)



c)

4 states \Rightarrow 2 flipflops x 8 Y

State assignment

RED1 = 00

GREEN = 01

RED2 = 10

BLUE = 11

OR ALTERNATIVE

(PAGE 7)

This can be skipped

I

Present State	Next state		Output / RCB	
	C=0	C=1	C=0	C=1
RED1	RED1	GREEN	100	010
GREEN	GREEN	RED2	010	100
RED2	RED2	BLUE	100	001
BLUE	BLUE	RED1	001	100



II

Present State	Next State		Output / RCB	
	C=0	C=1	C=0	C=1
XY	XY	XY	RCB	RCB
00	00	01	100	010
01	01	10	010	100
10	10	11	100	001
11	11	00	001	100

OR — could be in part (d)

III

Input	Present state	Next state	Output
C	XY	XY	RCB
0	00	00	100
1	00	01	010
0	01	01	010
1	01	10	100
0	10	10	100
1	10	11	001
0	11	11	001
1	11	00	100

d)

C \ XY				
	00	01	11	10
0	0	0	1	1
1	0	1	0	1

$$X(t+1) = D_x$$

$$= \bar{X}\bar{C} + X\bar{Y} + \bar{X}Y\bar{C}$$

C \ XY				
	00	01	11	10
0	0	1	1	0
1	1	0	0	1

$$Y(t+1) = D_y$$

$$= Y\bar{C} + \bar{Y}C = Y \oplus C$$

C \ XY	00	01	11	10
0	1	0	0	1
1	0	1	1	0

$$R = \overline{Y}\overline{C} + YC$$

$$= Y \oplus C$$

C \ XY	00	01	11	10
0	0	1	0	0
1	1	0	0	0


$$G = \overline{X}Y\overline{C} + \overline{X}\overline{Y}C$$

$$= \overline{X}(Y\overline{C} + \overline{Y}C) = \overline{X}(Y \oplus C)$$

C \ XY	00	01	11	10
0	0	0	1	0
1	0	0	0	1

$$B = XY\overline{C} + X\overline{Y}C$$

$$= X(Y\overline{C} + \overline{Y}C) = X(Y \oplus C)$$



e)

```
module mealy_RGRB(C, clk)
```

```
  input C, clk;
```

```
  output R, G, B;
```

```
  wire a, b;
```

```
  reg X, Y;
```

```
  assign a = Y ^ C;
```

```
  assign b = (X & ~C) | (X & ~Y) | (~X & Y & C);
```

```
  assign R = ~a;
```

```
  assign G = ~X & a;
```

```
  assign B = X & a;
```

```
  DFF D1(X, b, clk);
```

```
  DFF D2(Y, a, clk);
```

```
endmodule
```

```
module DFF(D, DO, clk)
```

```
  input D, clk;
```

```
  output reg Q;
```

```
  always @(posedge clk)
```

```
    Q <= D;
```

```
endmodule
```


ALTERNATIVE SOLUTION

c) Using one hot coding

$$RED1 = 1000$$

$$GREEN = 0100$$

$$RED2 = 0010$$

$$BLUE = 0001$$

\Rightarrow Uses 4 flip-flops
WXYZ

d)

Present state	Next state		Output	
	C=0	C=1	C=0	C=1
WXYZ	WXYZ	WXYZ	RGB	RGB
1000	1000	0100	100	010
0100	0100	0010	010	100
0010	0010	0001	100	001
0001	0001	1000	001	100

$$W(t+1) = W\bar{C} + ZC$$

$$X(t+1) = X\bar{C} + WC$$

$$Y(t+1) = Y\bar{C} + XC$$

$$Z(t+1) = Z\bar{C} + YC$$

$$R = W\bar{C} + Y\bar{C} + XC + ZC$$

$$G = X\bar{C} + WC$$

$$B = Z\bar{C} + YC$$

- Circuit diagram of above.

e) Code for above

2(ii)

$$597.892_{10}$$

2	597	
	298	1
	149	0
	74	1
	37	0
	18	1
	9	0
	4	1
	2	0
	1	0

$$597_{10} = 1001010101_2$$

$0.892 \times 2 = 1.784$	1
$0.784 \times 2 = 1.568$	1
$0.568 \times 2 = 1.136$	1
$0.136 \times 2 = 0.272$	0
$0.272 \times 2 = 0.544$	0
$0.544 \times 2 = 1.088$	1
$0.088 \times 2 = 0.176$	0

$$0.892_{10} = 0.111001$$

$$\Rightarrow 597.892_{10}$$

$$= 1001010101.111001_2$$

3(i)

$$\begin{array}{r}
 a) \quad 11101111 \quad (-33) \\
 + \quad 10111000 \quad (-72) \\
 \hline
 1 \mid 10010111 \quad (-105)
 \end{array}$$

$$\begin{array}{r}
 01110101 \quad (117) \\
 - \quad 11010110 \quad -(-42)
 \end{array}$$

As subtraction need to take 2's comp
of 11010110

$$2's \text{ comp of } 11010110 = 00101010$$

$$\begin{array}{r}
 \Rightarrow 101110101 \\
 \quad 00101010 \\
 0 \mid 10011111
 \end{array}$$

b)

$$\begin{array}{cccc}
 N & Z & C & V \\
 1 & 0 & 1 & 0
 \end{array}$$

$$\begin{array}{cccc}
 N & Z & C & V \\
 0 & 0 & 0 & 1
 \end{array}$$

c)

$$C_{in}(MSB) = 1$$

$$C_{out}(MSB) = 1$$

$$\Rightarrow V = C_{in} \oplus C_{out} = 0$$

$$C_{in}(MSB) = 1$$

$$C_{out}(MSB) = 0$$

$$\Rightarrow V = C_{in} \oplus C_{out} = 1$$

3(4)

a) It is a 4 bit shift register that moves bits from left to right

(clk)

b) Inputs: the clock & 1 input bit

outputs: 4 outputs from the (in)

4 flipflops used in register

(out1 - 4)

At the positive edge of the clock (clk) the input bit (in) is fed to the left most flipflop.

 $\Rightarrow \text{out1} = \text{in}$

and output of the left most flipflop is fed to the next one & so on

 $\Rightarrow \text{out2} = \text{out1}$ $\text{out3} = \text{out2}$ $\text{out4} = \text{out3}$

3(M)

$$F(A, B, C) = AB + AC + BC$$


$$= A(B+C) + BC$$

CMOS implementation will require complement of each variable, i.e. inverters with 2 transistors each = 6 transistors plus implementation cost

$$\bar{F} = \overline{A(B+C) + BC} = [\overline{A(B+C)}] \bar{BC}$$

$$= [\bar{A} + \overline{(B+C)}] \bar{BC} = (\bar{A} + \bar{B}\bar{C})(\bar{B} + \bar{C})$$


Implementation of \bar{F} will not require complements so will use less transistors - just 2 extra to get F at end



3(iii) — Alternative

$$F(A, B, C) = AB + AC + BC$$

$$\begin{aligned}\bar{F} &= \overline{AB + AC + BC} = (\bar{A}\bar{B})(\bar{A}\bar{C})(\bar{B}\bar{C}) \\ &= (\bar{A} + \bar{B})(\bar{A} + \bar{C})(\bar{B} + \bar{C})\end{aligned}$$



This uses 12 transistors + 6 transistors to get complemented = 18 total

B(III) — Alternative

$$F(A, B, C) = A(B+C) + BC$$


OR

$$AB + C(A+B)$$

OR

$$AC + B(A+C)$$

$$\begin{aligned} \bar{F} &= \overline{A(B+C) + BC} = [\overline{A(B+C)}] \bar{BC} \\ &= [\bar{A} + \overline{(B+C)}](\bar{B} + \bar{C}) \\ &= (\bar{A} + \bar{B}\bar{C})(\bar{B} + \bar{C}) \end{aligned}$$




This uses 10 transistors + 6 transistors to get complements = 16 transistors

4(i)


$$F(A, B, C) = \overline{B}\overline{C} + AB$$

$$a) F = \overline{B}\overline{C} + AB = \overline{(\overline{B}\overline{C})(\overline{AB})}$$


Applying DeMorgan's law



OR Graphically



$$b) F(A, B, C) = \overline{B}\overline{C} + AB = (A + \overline{A})\overline{B}\overline{C} + (C + \overline{C})AB \\ = \overline{A}\overline{B}\overline{C} + A\overline{B}\overline{C} + A\overline{B}C + ABC \\ = \sum m(0, 4, 6, 7)$$




4(1)

c)

A	B	C	F
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

A	F
0	$\bar{B}\bar{C}$
1	$B + \bar{C}$



Can implement any of these three

OR

C	A	B	F
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

$A + \bar{B}$

AB

OR

B	A	C	F
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

\bar{C}

A

C	F
0	$A + \bar{B}$
1	AB

B	F
0	\bar{C}
1	A

circuit as per above with C on enable

circuit as per above with B on enable

4(ii)

$$P_1 > P_3 > D_0 > D_2$$

a)

P_3	D_2	D_1	D_0	A_1	A_0	V
0	0	0	0	x	x	0
0	x	0	1	0	0	1
x	x	1	x	0	1	1
0	1	0	0	1	0	1
1	x	0	x	1	1	1

b)

$$V = \overline{D_3} \overline{D_2} \overline{P_1} \overline{D_0} = D_3 + D_2 + D_1 + D_0$$

$D_3 D_2$	$D_1 D_0$			
	00	01	11	10
00	x	0	0	0
01	1	0	0	0
11	1	1	0	0
10	1	1	0	0

$$A_1 = \overline{D_1} \overline{D_0} + D_3 \overline{D_1} \\ = \overline{D_1} (\overline{D_0} + D_3)$$

$D_3 D_2$	$D_1 D_0$			
	00	01	11	10
00	x	0	1	1
01	0	0	1	1
11	1	1	1	1
10	1	1	1	1

$$A_0 = D_1 + D_3$$

4(III)

a)

$$D_x = X(t+1) = w(X + Y)$$

$$D_y = Y(t+1) = w(\bar{X} + \bar{Y})$$

$$z = X\bar{Y}$$


State assignment table:

Present state	Next state		Output
	w=0	w=1	
XY	XY	XY	z
00	00	01	0
01	00	11	0
10	00	11	1
11	00	10	0

OR

State table:

Present state	Next state		Output
	w=0	w=1	
A	A	B	0
B	A	D	0
C	A	D	1
D	A	C	0



for $z=1$
 w needs to be
 00 followed
 by 1's

1 (114)

2) **ALTERNATIVE**

Input	Present state	Next state	Output
w	xy	xy	z
0	00	00	0
1	00	01	0
0	01	00	0
1	01	11	0
0	10	00	1
1	10	11	1
0	11	00	0
1	11	10	0