## **ELEC2141: Digital Circuit Design**

## Tutorial Week 10 - Digital IC Logic Families

1. 
$$fan \cdot out = minimum \circ bf \left(\frac{T_{OH}}{T_{2H}}, \frac{T_{OL}}{T_{2L}}\right)$$

$$= minimum \circ f \left(\frac{ImA}{oosmA}, \frac{2omA}{2mA}\right)$$

$$= minimum \circ f \left(20, 10\right) = 10$$

$$power dissipation = Vcc \cdot \left(\frac{T_{CCH} + T_{CCL}}{2}\right)/4$$

$$= SV \cdot \left(\frac{10 + 20}{2}\right) \cdot \frac{1}{4}$$

$$= S \cdot 15 \cdot \frac{1}{4} = \frac{+S}{4} = 18.75 mW$$

$$propagation delay = maximum of (top the or top the)$$

$$= maximum of (3ns, 3ns) = 3ns$$

$$= maximum of (3ns, 3ns) = 3ns$$

$$= maximum of (3ns, 3ns) = 0.3V$$

$$+ low state Noise margin = V_{OH} - V_{ZH} = 2.7V - 2V = 0.7V$$

$$+ low state Noise margin = V_{IL} - V_{OL} = 0.8 - 0.5 = 0.3V$$

$$+ low state Noise margin = min (0.7, 0.3) = 0.3V$$

$$+ low state Noise margin = min (0.7, 0.3) = 0.3V$$

$$+ low state Noise margin = Min (0.7, 0.3) = 0.3V$$

$$+ low state Noise margin = Min (0.7, 0.3) = 0.3V$$

$$+ low state Noise margin = Min (0.7, 0.3) = 0.3V$$

$$+ low state Noise margin = Min (0.7, 0.3) = 0.3V$$

$$+ low state Noise margin = Min (0.7, 0.3) = 0.3V$$

$$+ low state Noise margin = Min (0.7, 0.3) = 0.3V$$

$$+ low state Noise margin = Min (0.7, 0.3) = 0.3V$$

$$+ low state Noise margin = Min (0.7, 0.3) = 0.3V$$

$$+ low state Noise margin = Min (0.7, 0.3) = 0.3V$$

$$+ low state Noise margin = Min (0.7, 0.3) = 0.3V$$

$$+ low state Noise Margin = Min (0.7, 0.3) = 0.3V$$

$$+ low state Noise Margin = Min (0.7, 0.3) = 0.3V$$

$$+ low state Noise Margin = Min (0.7, 0.3) = 0.3V$$

$$+ low state Noise Margin = Min (0.7, 0.3) = 0.3V$$

$$+ low state Noise Margin = Min (0.7, 0.3) = 0.3V$$

$$+ low state Noise Margin = Min (0.7, 0.3) = 0.3V$$

$$+ low state Noise Margin = Min (0.7, 0.3) = 0.3V$$

$$+ low state Noise Margin = Min (0.7, 0.3) = 0.3V$$

$$+ low state Noise Margin = Min (0.7, 0.3) = 0.3V$$

$$+ low state Noise Margin = Min (0.7, 0.3) = 0.3V$$

$$+ low state Noise Margin = Min (0.7, 0.3) = 0.3V$$

$$+ low state Noise Margin = Min (0.7, 0.3) = 0.3V$$

$$+ low state Noise Margin = Min (0.7, 0.3) = 0.3V$$

$$+ low state Noise Margin = Min (0.7, 0.3) = 0.3V$$

$$+ low state Noise Margin = Min (0.7, 0.3) = 0.3V$$


$$+ low state Noise Margin = Min (0.7, 0.3) = 0.3V$$

$$+ low state Noise Margin = Min (0.7, 0.3) = 0.3V$$

For high output, all inputs (A,B,C) are to Should be low and all the transistors are off. Hence, IoH flows through only 64052 from the supply Vc=3.6V.


When Q grees into Saturation 
$$V_{LE} \approx 0.2$$
  
 $V_{LE} \approx 0.2$   
 $V_{LE} \approx 0.2$ 

$$V_{IH} = 4.50 \times 10^{10}$$
  
 $V_{OH} - V_{IH} = poise margin$   
 $V_{OH} - V_{IH} = 1.06 - 0.82 = 0.24V$   
 $v_{OII} = margin = 1.06 - 0.82 = 0.24V$ 



when A, B, and C are high, the diode PA, DB and Dc Will be reversed biased and the above circuit can be represented as






(a) 
$$I_2 = \frac{5-0.2}{2} = 2.4 \text{ mA}$$

(a) 
$$I_2 = \frac{5-0.2}{2} = 2.4mA$$
  
 $I_{0L} = \frac{8.8mA - 2.4mA}{2.4mA} = 6.4mA$   
(b)  $I_5 = \frac{5-0.9}{5} = 0.82mA = I_{2L}$   
(c)  $2.4 + 0.82N$ 

(d) 
$$N = \frac{I_{0L}}{I_{IL}} = \frac{6.4 \text{ mA}}{0.82 \text{ mA}} = 7.8$$



$$V_{BQ_{2}} = 1.4V$$
  $V_{CQ_{3}} = 0.2V$   $V_{EQ_{2}} = V_{BQ_{3}} = 0.7V$   $V_{EQ_{2}} = V_{BQ_{3}} = 0.7V$ 

(b) 
$$I_{b2} = \frac{5-2.1}{4} = 0.725 \text{ mA}$$

$$I_{C2} = \frac{5-0.9}{1.6} = 2.5625 \text{ mA}$$

(a) 
$$h_{fe} = \frac{2.5625}{0.725} = 3.53$$

(c) 
$$I_{b3} = I_{E2} - I_1 = (I_{b2} + I_{c2}) - I_1$$
  

$$= [0.725 + 2.5625] - 0.7]$$

$$= 2.5875$$

(d) 
$$I_{c3} = 2.5991 \times 6.18 = 16mA$$
  
 $5 - 0.2 = 300.52$ 


(a) 
$$l_{c3} = \frac{s - 0.2}{4} = 300 \Omega$$
  
(e)  $R_L = \frac{1}{4}$ 

Qy is on Q3 is off Qy is off Q3 is off Y is high impendence


By analyzing the PDN, the function is:


8.

a. To minimize the number of transisters used, factorize the function:




b. (This function may be minimized further)





d. Using transmission gates:




Implemently this directly requires 20 transisters.


Using a k-map, try to find minimal expression for both F and F to check which ones gives the least transisters.

$$F = \overline{X} + Y + \overline{X} + \overline{Y}$$
 (16) 
$$F = \overline{X} + \overline{Y} + \overline{X} + \overline{Y} + \overline{Y$$

Implement: F= X (Y+2) + YZ




b. Use K-map to simplify the function:
$$F = A\overline{D} + A\overline{B} + BD + BC \qquad (22 \text{ transistors})$$



$$F = A + BC + BD \qquad (12)$$

$$= A + B(C + D) \qquad (10)$$

$$= \overline{A}(\overline{B} + \overline{C}\overline{D}) \qquad (16)$$



10. a. Try to minimize number of transistors:

$$F = (A+\overline{c})(\overline{A}+c)(B+\overline{D})(\overline{B}+D)$$
 (26)

$$= (AC + \overline{A}\overline{C})(BD + \overline{B}\overline{D}) \qquad (26)$$

$$= (\overline{A \oplus C}) (\overline{B \oplus D})$$


$$= (A \oplus C) + (B \oplus b)$$

$$(20)$$

$$us, y = T6's$$

$$us, y = T6's$$

(22)




$$F = WX + WZ + YZ + XYZ$$
 (24)  
=  $X(W + YZ) + Z(W + Y)$  (20)


$$\overline{F} = \overline{X} \overline{2} + \overline{w} Y \overline{2} + \overline{w} \overline{Y} \overline{2} \qquad (24)$$

$$= \overline{X} \overline{2} + \overline{w} (Y \overline{2} + \overline{Y} \overline{2}) \qquad (24)$$

Implement: F= X(w+\vec{y}\vec{z}) + 2(w+\vec{y})



11. A 4-to-1-Line Multiplexer can be implemented by coscaely three 2-to-1 Mux in the following manner:



Each of the 2-to-1 MUX can be implemented using inexters and transmission gates:

