The University of New South Wales

ELEC2141: Digital Circuit Design

Tutorial Week 5 - Midterm review

1. Convert the numbers in the table below from the given base to the other bases.

· Converting 3D5. Ele to decimal No.
restario de la compania del compania del compania de la compania del compania del compania de la compania del
305. E = 3 × 16+13 × 16+15 × 19× 10
305. E = 3 x 16 + 13 x 16 + 5 + 19 x 16
1004
= 768+208+5+0,875
=981.87510
Converting 981.875,0 to bose-5
Integer port Fraction part
0.875×5=4.375 4
5 981 0.375 x 5 - 1.875
196 1 0.875 × 5 = 4.375 4
39 1 0.375× 5 = 1.875 1
7 7 1 0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3
1 2 0 0 8 1 7 7 1
1981.875 = 12411.415
- 30E = 3cE = 3cE
Converting 3D5. E16 to binary
Land to the state of the state
3 D 5 . E
001111010101011100
- 00/0 : 01/1 none unio
305. E16 = 1111010101.1110
10,0111000011- 14 308
converting 1111010101.1110 to ottol
1,500 15 10,0111000011
001111010101.1110
1 7 2 5 7
1 / 2 5 7
305.E16 = 1725.7

Converting 782.25 to bose-5	No.
17. Val. 3 + 101 - 81 + 701 x 8 = 3 100	8_
5 782 0.25 x 5 = 1.25	1
156 2 0.25 x 5 = 1.25	1
31 1 0.25 x 5 = 1.25	1
6 1 0.25 x 5 = 1.25	1
= 1 201 of 1878.187 partier	.03
782. 25,0= 11112.1111	
Converting 782.25 to herodecimo!	
lateger of the fraction	3
16 782 0.25×16=4	
48 ME	
30	
181.878 = 18411.4112	
782.25,0= 30E.916	
Converting BOE. 116 to binary	1
3 0111 6010.014110	
0011 0000 1110 . 0100	
= off. joinfold = J.J.CC/S	
30E. 416= 1100001110.01	
converting 11000016110.012 to ado!	1
0111.191.01.01.01.01	
001,100001,110.010	
1 4 1 6 4	
30 F. 416 = 1416. 48	

binary	decimal	base-5	hexadecimal	octal
1111010101.111	981.875	12411.4141	3D5.E	1725.7
1100001110.01	782.25	11112.1111	30E.4	1416.4

2. Simplify the following Boolean functions using algebraic manipulation to a minimum number of literals

i.
$$F(A,B,C) = A \oplus B \oplus C + \bar{A}\bar{B}\bar{C} + \bar{A}BC + A\bar{B}C + AB\bar{C}$$


ii.
$$G(A, B, C, D) = ABD + A\overline{B}\overline{C} + A\overline{B}C\overline{D}$$

2.	Date		No.
ID F - ADBOC + ABC+	ABC+ AF	BCH ABO	CVOT
= A OBOC+ (AB+f			
ABIAB = ADB = X	D.FA	VENEU Y	
AB = AB+ AB = A	BIAR	ZX	nivg
AF=ABBOC+(A	(B) C+	- (ADB	DC
= A(+)B(+)C + X2	EXC	5 4	A
	~	100	-0
(81 11 TEES) MEST >	K C C	0 0	
= AOBOC+ (X	DC)	10	<u>6 28</u>
2 A DBDC+ (A	ARAC)	
TOBUCT	.000	0 1	12
2 1 - 1 - 1	0 0	1	9 0
decodest			
(H) G = ABD + ABC +	ABCD		
3 3			1
ZABD+ AB(C-	+ CD)	1 0	1 43
Note · X+Y=X+XY	70 0	001	
-11	1	1 6 1	4
DG = ABD+ABCE.	+50	0 1 1	1 95
= ABD+ ABC		5	


3. Consider the following Boolean function F:

$$F(A,B,C,D) = (\bar{A} + \bar{B} + D)(\bar{A} + \bar{D}) + AC + BD$$


3,4) F= (A+B+D)(A+D) + AC+BD
T 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
GIC = 9 (1Herals) + 3(1nv) + 5(Herms)
= Tribant Folk And Bulching Falls
il Opening A AA TO 10 10
Dyopaning AAAABH AD+ AD+ BD+ DB+ AC+BD
= A+AB+AD+AD+BD+AC+BD
AD-STATE CENOPROMSO PIE
A will include all minterns with A
0 4 2 6
DA = ABCD+ ABCD+ ABCD+ ABCD
+ ABCD+ ABCD + ABCD TABCD
+ A B C D 7 11 B C D 7 1 1 1 2 1 7
TE TE TE WILL - in minterine include
AB, AD, AD will be give minterms include
in those obtained A (0-7)
00 00/5=5/5/5
AC = AC(BIB)(DID)
= AC(BD+BD+BD)
= ABCD+ ABCD+ ABCD+ ABCD
15 11 14 10
BD = BD(A+A)(C+C)
= BP(AC+ AC+AC+AC)
heavented tox
- ABCD + ABCD + ABCD + ABCD
Z ABCD+ ABCD+ ABCD+ ABCD 15 7 13 5
15 7 13 5
BD = BD(A+A)(C+C)
15 7 13 5
BD=BD(A+A)(C+C) BD=BD(AC+AC+AC+AC)
BD = BD(A+A)(C+C) $= BD(AC+AC+AC+AC)$ $= ABCD+ABCD+ABCD+ABCD$
BD=BD(A+A)(C+C) BD=BD(AC+AC+AC+AC)
BD = BD(A+A)(C+C) $= BD(AC+AC+AC+AC)$ $= ABCD+ABCD+ABCD+ABCD$ $= ABCD+ABCD+ABCD+ABCD$
BD = BD(A+A)(C+C) $= BD(AC+AC+AC+AC)$ $= ABCD+ABCD+ABCD+ABCD$




4. Design a combination circuit which can detect prime numbers from 0 to 15. There should be a single output line, which is 1 if the input is a prime number, otherwise the output line would be 0.



5. Design a circuit to implement the following pair of Boolean equations, using factoring to simplify.




6. Implement the function below using XOR and AND gates only. Then construct the circuit using interconnecting three-state buffers and inverters.




7. Simulate the circuit to determine whether its functional behavior is identical to that of the D flip-flop circuit presented in lectures

Manually tracking the circuit can see that circuit behave like a D flip-flop circuit.




8. *Clock* and *D* waveforms, one latch, and one flip-flop are shown in the figure below. For the latch and the flip-flop, carefully sketch the output waveform, Q_i , obtained in response to the input waveforms.




9. *Clock, S* and *R* waveforms, one latch and two flip-flops are shown in the figure below. For the latch and the flip-flops, carefully sketch the output waveform, Q_i , obtained in response to the input waveforms.

The last bit is unknown due to a race condition in the master slave condition. Can settle at $Q_3 = 0$ or $Q_3 = 1$



10. Draw the timing sequence of the circuit below with three T flip-flops. What is the circuit doing? The circuit is a three bit counter



Where referenced, questions are taken from the textbook: