## The University of New South Wales

## **ELEC2141: Digital Circuit Design**

## **Tutorial Week 9 - Arithmetic Circuits**

1.

nuwser	15 Complement	12s complement
a. 10011100	0110 0011	0110 0100
6, 100/1101	0110 0010	01100011
c. 1010 1000	01010111	0101 1000
1. 0000 0000		0000 0000
e. 1000 0 000	0111 1111	1000 0000

2.

b. 
$$|\frac{1}{1}| \frac{1}{1} \frac{1}{1}$$

d. - (0000 IIIO) = - (2+4+8) comp of subtrahend & ther adding 11010 4. 0000 0000

b. 10000000 1000000000000000000000000000	N = 0 $2 = 1$ $C = 1$ $V = 1$
Overflow!	Signed: V= 1  Overflow!
100 100 1100 1110 0111 1000	N = 0 $2 = 0$ $C = 1$ $V = 1$
unsigned: C= 1  overflow!	Syred: V=1 Overflow!
d. 1111	N = 1 $Z = 0$ $C = 1$ $V = 0$
Ursigned: C=1  U  Overflow!	Signed: V= 0  V  No Overflow!

 $X = \overline{A_3} B_3 + (\overline{A_3} \oplus \overline{B_3}) \overline{A_2} B_2 + (\overline{A_3} \oplus \overline{B_3}) (\overline{A_2} \oplus \overline{B_1}) \overline{A_1} B_1$ 

+ (A, OB,) (A, OB,) (A, OB,) A, B,

```
DE Co = ASBO (A+BO) DC
                  BO (Ao+BO) OC = (ABO+ABO) O
// Full Adder: Structural Verilog Description
// Problem 8
module full_adder(C1, S0, X);
      input [2:0] X; //X is the vector of inputs (A0, B0, C0).
      output C1, S0;
          wire [0:6] N;
      //N[0:6] is the six bit vector of gate outputs from upper left to lower right
      nand
         gna(N[0],X[1],X[0]);
         gno1(N[1],X[1],X[0]),
         gno2(C1,N[1],N[3]);
      not
         gn0(N[2], X[2]),
         gn1(N[4], N[1]),
         gn2(N[5], N[2]);
         ga0(N[3], N[0], N[2]),
         ga1(N[6], N[0], N[4]);
      xor
         gx(S0, N[5], N[6]);
endmodule
```

X3 X3 X X	43 Y2 Y, Y0
	1001
	1000
	0 1 1 1
0011	0 1 1 0
0100	0 1 0 1
0 1 0 1	0 1 0 0
0 1 1 0	0011
0 1 1 1	0010
1000	0061
1001	0000

10. BCD subtraction can be performed using 10's complement representation, using an approach that is similar to 2's complement subtraction. Let X and Y be BCD numbers given in 10's complement representation, such that the sign (left-most) BCD digit is 0 for positive numbers and 9 for negative numbers. Then, the subtraction operation S = X - Y is performed by finding the 10's complement of Y and adding it to X, ignoring any carry-out from the sign-digit position.

For example, let X = 068 and Y = 043. Then, the 10's complement of Y is 957, and S = 068 + 957 = 1025. Dropping the carry-out of 1 from the sign-digit position gives S = 025. As another example, let X = 032 and Y = 043. Then, S = 032 + 957 = 989, which represents -11<sub>10</sub>.

The 10's complement of Y can be formed by adding 1 to the 9's complement of Y (using the circuit built in the previous problem). Therefore, a circuit that can add and subtract BCD operands would be as follows:

