


Final Exam, Session 1, 2012Question 1

i)

① a)  $F = \sum m(0, 2, 5, 6, 7, 12, 14)$

b)

②  $F = \prod M(1, 3, 4, 8, 9, 10, 11, 13, 15)$



c) Prime implicants:

②  $\bar{w}\bar{x}\bar{z}, \bar{w}y\bar{z}, xy\bar{z}, wx\bar{z}, \bar{w}xy, \bar{w}xz$

d) Essential prime implicants:

②  $\bar{w}\bar{x}\bar{z}, wx\bar{z}, \bar{w}xz$

e)

②  $F = \bar{w}\bar{x}\bar{z} + wx\bar{z} + \bar{w}xz + \begin{cases} \bar{w}xy \\ \text{or} \\ \bar{w}y\bar{z} \\ \text{or} \\ xy\bar{z} \end{cases}$

f)  $\bar{F} = \bar{x}z + wz + w\bar{x} + \bar{w}x\bar{y}\bar{z}$


$$\Downarrow$$

②  $F = (x + \bar{z})(\bar{w} + \bar{z})(\bar{w} + x)(w + \bar{x} + y + z)$

g) (other options possible)

(3)

$$w \rightarrow \boxed{\neg} \rightarrow \bar{w} \quad x \rightarrow \boxed{\neg} \rightarrow \bar{x} \quad z \rightarrow \boxed{\neg} \rightarrow \bar{z}$$



(2) h)  $GIC = 27$

ii)

$$(A+B)(\bar{A}+C)(B+C) =$$

$$\cancel{A}\bar{A}B + A\cancel{\bar{A}}C + ACB + ACC + B\bar{A}B + B\bar{A}C + BCB + BCC =$$

$$ABC + AC + \bar{A}B + \bar{A}BC + BC + BC =$$

$$AC(1+B) + \bar{A}B(1+C) + BC =$$

$$AC + \bar{A}B + BC = (A+B)(\bar{A}+C) \checkmark$$

[can also be proved by proving the dual of the identity]

## Question 2

i) Convert to decimal first:

(5)

$$\begin{aligned} 3A57.17_{(12)} &= 3 \times 12^3 + 10 \times 12^2 + 5 \times 12 + 7 + 1 \times 12^{-1} + 7 \times 12^{-2} \\ &= 5184 + 1440 + 60 + 7 + \frac{1}{12} + \frac{7}{144} \\ &= 6691 \frac{19}{144}_{(10)} \end{aligned}$$

Convert integer part to Senary:

$$\begin{array}{rcl} 6691/6 &= 1115 & R=1 \\ 1115/6 &= 185 & R=5 \\ 185/6 &= 30 & R=5 \\ 30/6 &= 5 & R=0 \\ 5/6 &= 0 & R=5 \end{array} \left. \vphantom{\begin{array}{rcl} 6691/6 &= 1115 & R=1 \\ 1115/6 &= 185 & R=5 \\ 185/6 &= 30 & R=5 \\ 30/6 &= 5 & R=0 \\ 5/6 &= 0 & R=5 \end{array}} \right\} 50551_{(6)}$$

Convert fractional part to Senary:

$$\begin{array}{rcl} \frac{19}{144} \times 6 &= \frac{19}{24} & I=0 \\ \frac{19}{24} \times 6 &= 4\frac{3}{4} & I=4 \\ \frac{3}{4} \times 6 &= 4\frac{1}{2} & I=4 \\ \frac{1}{2} \times 6 &= 3 & I=3 \end{array} \left. \vphantom{\begin{array}{rcl} \frac{19}{144} \times 6 &= \frac{19}{24} & I=0 \\ \frac{19}{24} \times 6 &= 4\frac{3}{4} & I=4 \\ \frac{3}{4} \times 6 &= 4\frac{1}{2} & I=4 \\ \frac{1}{2} \times 6 &= 3 & I=3 \end{array}} \right\} 0.0443_{(6)}$$

So:

$$3A57.17_{(12)} = 50551.0443_{(6)}$$

ii)

- a) In a Moore machine, the output is a function of the current state only and may change only when the state changes.

$$\text{output} = f(\text{state})$$

In a Mealy machine, the output is a function of both the current input and the current state and may change when either the input or the state change.

$$\text{output} = f(\text{input}, \text{state})$$

b)

(2)

current state	next state		output
	x=0	x=1	
A	B	A	0
B	D	C	1
C	D	C	0
D	D	A	1

c)

(3)


B	X		
C	B ~ D A ~ C	X	
D	X	D ~ B A ~ C	X
	A	B	C

$$\Rightarrow A \sim C \Rightarrow B \sim D$$

current state	next state		output
	x=0	x=1	
A	B	A	0
B	B	A	1

d)

(3)



current state	next state, output	
	x=0	x=1
A	B, 1	A, 0
B	B, 1	A, 0

e)

(5)

```
module fsm(CLK, x, z);
```

```
    input CLK, x;
```

```
    output z;
```

```
    Parameter A = 1'b0, B = 1'b1;
```

```
    reg state = A;
```

```
    assign z = state;
```

```
    always @(posedge CLK) begin
```

```
        state = x ? B : A;
```

```
    end
```

```
endmodule
```



# Question 3

i) use JK table:

q	Q	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

7

current state $q_1, q_0$	next state		flip-flop inputs			
	$x=0$		$x=0$		$x=1$	
	$Q_1, Q_0$	$Q_1, Q_0$	$J_1, K_1$	$J_0, K_0$	$J_1, K_1$	$J_0, K_0$
0 0	0 0	0 1	0 X	0 X	0 X	1 X
0 1	0 0	1 0	0 X	X 1	1 X	X 1
1 0	0 0	0 1	X 1	0 X	X 1	1 X
1 1	1 1	0 0	X 0	X 0	X 1	X 1

$J_1$ :

$q_1 \backslash q_0$	00	01	11	10
0	0	0	X	X
1	0	1	X	X

$$J_1 = q_0 x$$

$K_1$ :

$q_1 \backslash q_0$	00	01	11	10
0	X	X	0	1
1	X	X	1	1

$$K_1 = \bar{q}_0 + x$$

$J_0$ :


$q_1 \backslash q_0$	00	01	11	10
0	0	X	X	0
1	1	X	X	1

$$J_0 = x$$

$K_0$ :

$q_1 \backslash q_0$	00	01	11	10
0	X	1	0	X
1	X	1	1	X

$$K_0 = \bar{q}_1 + x$$



ii)

a) This circuit implements an active-low SR-Latch

(1)

(or:  $\bar{S} \bar{R}$ -Latch)

b)

(2)

$w \sim \bar{S} \rightarrow$  set the latch to output 1


$x \sim \bar{R} \rightarrow$  Reset the latch to output 0

$y \sim Q \rightarrow$  Latch output

$z \sim \bar{Q} \rightarrow$  Latch output complemented.

c)


(3)



function table:


Symbol:

C	D	Q	$\bar{Q}$
0	0	q	$\bar{q}$
0	1	q	$\bar{q}$
1	0	0	1
1	1	1	0




d)

(3)




Symbol:



e) Add logic to the input of the existing D flip-flop:


(4)




2 Possible options:

If S dominates:

S	R	D	Y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1




$$Y = S + D\bar{R}$$




If R dominates:

S	R	D	Y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0



$$Y = S\bar{R} + D\bar{R}$$

$$= \bar{R}(S + D)$$






# Question 4

a)


5



b)

4

$$F = \overline{(AB + C)D} = \overline{\overline{\overline{AB + C}}D} = \overline{(\overline{AB} \cdot \overline{C})D}$$




c)

3

A	B	C	D	F	$\bar{F}$
0	0	0	0	1	0
0	0	0	1	1	0
0	0	1	0	1	0
0	0	1	1	0	1
0	1	0	0	1	0
0	1	0	1	1	0
0	1	1	0	1	0
0	1	1	1	0	1
1	0	0	0	1	0
1	0	0	1	1	0
1	0	1	0	1	0
1	0	1	1	0	1
1	1	0	0	1	0
1	1	0	1	0	1
1	1	1	0	1	0
1	1	1	1	0	1

use  $\bar{F}$  to find implementation using NOR gate:



(i)

4-bits prime numbers: 2, 3, 5, 7, 11, 13

8

```
module Prime(N, F);
```

```
    input [3:0] N;
```

```
    output F;
```

```
    reg F;
```

```
    always @(N) begin
```

```
        if (N == 2 || N == 3 || N == 5 ||  
            N == 7 || N == 11 || N == 13)
```

```
            F <= 1'b1;
```

```
        else
```

```
            F <= 1'b0;
```


```
    end
```

```
endmodule
```

(other implementations are possible).

Question 5

20



## Operation:

The top row of 10 flip-flops forms a shift-register such that the input  $X$  is sampled on every rising edge of the clock and the previous bits are shifted to the right. Every 8 clock cycles, the right-most flip-flop contains the LSB, while the MSB is available at the input.

The 3 T flip-flops with asynchronous Reset are connected to form a 3-bit counter that will generate a rising edge at its output every 8 clock cycles. This output is used to clock the bottom row of 10 flip-flops that will therefore sample the top row every 8 clock cycles and hold its value for the next 8 clock cycles (while the next serial number is read in).

The comparator works as follows:

$$30_{(10)} = 00011110_{(2)}$$

and:

$$b \geq 30 \text{ if } b_4 = b_3 = b_2 = b_1 = 1$$

or

$$\text{any of } b_7, b_6, b_5 = 1$$

Therefore, for  $b < 30$ :

$$F = \overline{(b_1 \cdot b_2 \cdot b_3 \cdot b_4)} + b_5 + b_6 + b_7$$