

1.

number	1s complement	2s complement
a. 1001 1100	0110 0011	0110 0100
b. 1001 1101	0110 0010	0110 0011
c. 1010 1000	0101 0111	0101 1000
d. 0000 0000	1111 1111	0000 0000
e. 1000 0000	0111 1111	1000 0000

2.

$$0xF2 = 1111\ 0010_2$$

$$a. \begin{matrix} 128 & 64 & 32 & 16 & 8 & 4 & 2 & 1 \\ 1 & 1 & 1 & 1 & 0 & 0 & 1 & 0 \end{matrix}_2 = 2 + 16 + 32 + 64 + 128$$

$$= 242_{10}$$

$$b. \begin{matrix} 64 & 32 & 16 & 8 & 4 & 2 & 1 \\ 1 & 1 & 1 & 1 & 0 & 0 & 1 \end{matrix}_2 = -(2 + 16 + 32 + 64)$$

negative

$$= -114_{10}$$

$$c. \begin{matrix} 128 & 64 & 32 & 16 & 8 & 4 & 2 & 1 \\ 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 \end{matrix}_2 \rightarrow -(1 + 4 + 8)$$

$$= -13_{10}$$

d.

$$1111\ 0010_2 \rightarrow -(0000\ 1110) = -(2+4+8)$$

$$= -14_{10}$$

3.

taking 2's comp. of subtrahend & then adding

$$\begin{array}{r} 11010 \\ -10001 \\ \hline 111010 \\ +101111 \\ \hline 101001 \end{array} \Rightarrow \text{ans} = 01001$$

$$\begin{array}{r} b) \ 11110 \\ -01110 \\ \hline 111110 \\ +10010 \\ \hline 110000 \end{array} \Rightarrow \text{ans} = 10000$$

$$\begin{array}{r} c) \ 1111110 \\ -1111110 \\ \hline 11111110 \\ +0000010 \\ \hline 10000000 \end{array} \Rightarrow \text{ans} = 00000000$$

$$\begin{array}{r} d) \ 101001 \\ -000101 \\ \hline 101001 \\ +111011 \\ \hline 1100100 \end{array} \Rightarrow \text{ans} = 100100$$

4.

$$\begin{array}{r} a. \ 1111\ 1000 \\ + \ 0011\ 1000 \\ \hline 0000\ 0000 \end{array}$$

$$N = 0$$

$$Z = 1$$

$$C = 1$$

$$V = 0$$

Unsigned: $C = 1$

↓
overflow!

Signed: $V = 0$

↓
No overflow

b.

$$\begin{array}{r} 1'0 \\ + 100000000 \\ \hline 000000000 \end{array}$$

Unsigned: $C=1$

↓
Overflow!

$$N=0$$

$$Z=1$$

$$C=1$$

$$V=1$$

Signed: $V=1$

↓
Overflow!

c.

$$\begin{array}{r} 1'0101010 \\ + 11001110 \\ \hline 01111000 \end{array}$$

Unsigned: $C=1$

↓
Overflow!

$$N=0$$

$$Z=0$$

$$C=1$$

$$V=1$$

Signed: $V=1$

↓
Overflow!

d.

$$\begin{array}{r} 111101010 \\ + 11100010 \\ \hline 10001100 \end{array}$$

Unsigned: $C=1$

↓
Overflow!

$$N=1$$

$$Z=0$$

$$C=1$$

$$V=0$$

Signed: $V=0$

↓
No Overflow!

5.

To represent these decimal numbers we would need at least 7 bits (Range: $-64 \rightarrow 63$).

Express the numbers as signed binary:

$$+36 = 0100100$$

$$+35 = 0100011 \Rightarrow -35 = 1011101$$

$$+24 = 0011000 \Rightarrow -24 = 1101000$$

$$\begin{array}{r} \text{a. } \begin{array}{r} 0100100 \\ + 1101000 \\ \hline 0001100 \end{array} \quad (= +12) \end{array}$$

$$\begin{array}{r} \text{b. } \begin{array}{r} 1011101 \\ - 1101000 \\ \hline \end{array} \Rightarrow \begin{array}{r} 1011101 \\ + 0011000 \\ \hline 1110101 \end{array} \quad (= -11) \end{array}$$

6.

$$\begin{array}{rcll} \text{a) } & 110001 & -15 & N=0 \quad C=1 \\ & + 011101 & +29 & Z=0 \quad V=0 \\ \hline & 1001110 & +14 & \text{no overflow} \end{array}$$

$$\begin{array}{rcll} \text{b) } & 1011111 & +55 & N=1 \quad C=0 \\ & + 010111 & +17 & Z=0 \quad V=1 \\ \hline & 1100110 & +102 & \text{overflow} \end{array}$$

$$\begin{array}{rcll} \text{c) } & 00000111 & +7 & \\ & - 11110100 & -(-12) & \\ & \text{taking 2's comp of subtrahend} & & \\ & 00000111 & +7 & N=0 \quad C=0 \\ \Rightarrow & + 00001100 & +12 & Z=0 \quad V=0 \\ \hline & 00010011 & +19 & \text{no overflow} \end{array}$$

Where referenced, questions are taken from the textbook:

M. Mano, C. R. Kime and T. Martin, *Logic and Computer Design Fundamentals, 5th Edition (Global Edition)*, Pearson, 2016

$$\begin{array}{r}
 d) \quad 0110111 \quad +55 \\
 - 0101111 \quad -47 \\
 \hline
 \text{taking 2's comp of subtrahend} \\
 \hline
 \begin{array}{r}
 0110111 \quad +55 \\
 + 1010001 \quad +(-47) \\
 \hline
 10001000 \quad +8
 \end{array}
 \end{array}$$

N=0 C=1
Z=0 V=0

7.

Given two unsigned 4-bit numbers:

$$A_3 A_2 A_1 A_0 \text{ and } B_3 B_2 B_1 B_0.$$

$A < B$ if the MSB of A is $<$ the MSB of B .

i.e. $A_3 < B_3$ or: $A_3 = 0$ and $B_3 = 1$.

Otherwise, if they are equal ($\overline{A_3 \oplus B_3} = 1$) then we need to check the next bit - if $A_2 < B_2$.

(If $B_3 < A_3$ then $B < A$ and hence we don't need to check any further).

We can continue this argument to the LSB.

This leads to the expression for X :

$$\begin{aligned}
 X = & \bar{A}_3 B_3 + (\overline{A_3 \oplus B_3}) \bar{A}_2 B_2 + (\overline{A_3 \oplus B_3}) (\overline{A_2 \oplus B_2}) \bar{A}_1 B_1 \\
 & + (\overline{A_3 \oplus B_3}) (\overline{A_2 \oplus B_2}) (\overline{A_1 \oplus B_1}) \bar{A}_0 B_0.
 \end{aligned}$$

8.

$$S_0 = [\overline{A_0} \overline{B_0} (\overline{A_0 + B_0})] \oplus \overline{C_0} = \overline{A_0} \overline{B_0} (\overline{A_0 + B_0}) \oplus \overline{C_0}$$

$$= (\overline{A_0 + B_0}) (\overline{A_0} \overline{B_0}) \oplus \overline{C_0} = (\overline{A_0} \overline{B_0} + \overline{A_0} \overline{B_0}) \oplus \overline{C_0}$$

$$= (\overline{A_0} \oplus \overline{B_0}) \oplus \overline{C_0} = \overline{A_0} \oplus \overline{B_0} \oplus \overline{C_0}$$

→ which is sum of full adder

$$C_1 = \overline{A_0 + B_0} + (\overline{A_0} \overline{B_0}) \overline{C_0} = (\overline{A_0 + B_0}) + (\overline{A_0} \overline{B_0}) \overline{C_0}$$

$$= \overline{A_0} \overline{B_0} + (\overline{A_0 + B_0}) \overline{C_0} = (\overline{A_0} \overline{B_0}) (\overline{A_0 + B_0}) \overline{C_0}$$

$$= (\overline{A_0 + B_0}) (\overline{C_0} + \overline{A_0} \overline{B_0}) = (\overline{A_0 + B_0}) (\overline{C_0} + \overline{A_0} \overline{B_0})$$

$$= \overline{A_0} \overline{B_0} + \overline{B_0} \overline{C_0} + \overline{A_0} \overline{C_0}$$

// Full Adder: Structural Verilog Description

// Problem 8

module full_adder(C1, S0, X);

input [2:0] X; //X is the vector of inputs (A0, B0, C0).

output C1, S0;

wire [0:6] N;

//N[0:6] is the six bit vector of gate outputs from upper left to lower right

nand

gna(N[0], X[1], X[0]);

nor

gno1(N[1], X[1], X[0]),

gno2(C1, N[1], N[3]);

not

gn0(N[2], X[2]),

gn1(N[4], N[1]),

gn2(N[5], N[2]);

and

ga0(N[3], N[0], N[2]),

ga1(N[6], N[0], N[4]);

xor

gx(S0, N[5], N[6]);

endmodule

Where referenced, questions are taken from the textbook:

M. Mano, C. R. Kime and T. Martin, Logic and Computer Design Fundamentals, 5th Edition (Global Edition), Pearson, 2016

9.

Let $Y = Y_3 Y_2 Y_1 Y_0$ be the 9's comp of the BCD digit $X = X_3 X_2 X_1 X_0$

X_3	X_2	X_1	X_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	1	0	0	1
0	0	0	1	1	0	0	0
0	0	1	0	0	1	1	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	0	1
0	1	0	1	0	1	0	0
0	1	1	0	0	0	1	1
0	1	1	1	0	0	1	0
1	0	0	0	0	0	0	1
1	0	0	1	0	0	0	0

$$\Rightarrow Y_0 = \bar{X}_0$$

$$Y_1 = X_1$$


$$Y_2 = \bar{X}_2 X_1 + X_2 \bar{X}_1 = X_1 \oplus X_2$$

$$Y_3 = \bar{X}_3 \bar{X}_2 \bar{X}_1$$

10. BCD subtraction can be performed using 10's complement representation, using an approach that is similar to 2's complement subtraction. Let X and Y be BCD numbers given in 10's complement representation, such that the sign (left-most) BCD digit is 0 for positive numbers and 9 for negative numbers. Then, the subtraction operation $S = X - Y$ is performed by finding the 10's complement of Y and adding it to X , ignoring any carry-out from the sign-digit position.

For example, let $X = 068$ and $Y = 043$. Then, the 10's complement of Y is 957, and $S = 068 + 957 = 1025$. Dropping the carry-out of 1 from the sign-digit position gives $S = 025$. As another example, let $X = 032$ and $Y = 043$. Then, $S = 032 + 957 = 989$, which represents -11_{10} .

The 10's complement of Y can be formed by adding 1 to the 9's complement of Y (using the circuit built in the previous problem). Therefore, a circuit that can add and subtract BCD operands would be as follows:



Where referenced, questions are taken from the textbook:

M. Mano, C. R. Kime and T. Martin, Logic and Computer Design Fundamentals, 5th Edition (Global Edition), Pearson, 2016