

# **Cover page**


Model Name: PCE-2129/2029 A101-2


| Versi | ion: A101-2                  | PCB P/N: 19A1212901-01          | Update Date: 2018/07/02 |
|-------|------------------------------|---------------------------------|-------------------------|
| 01    | Cover Page                   | 28 PCH DMI/PCIE/USB/LPC         | 55 BLANK                |
| 02    | Board Diagram                | 29 PCH PCIE/SATA/DDC            | 56 SPI/Security/LED     |
| 03    | Outline                      | 30 PCH HDA/SMB/MISC             | 57 PWRBTN/AT ATX Mode   |
| 04    | Power Delivery               | 31 PCH SPI                      | 58 JFP1/JWDT1_JOBS1/SP1 |
| 05    | Power On Sequence            | 32 PCH CLOCK                    | 59 PICEx16_GOLDFINGER_A |
| 06    | Clock Distribution           | 33 PCH POWER                    | 60 PICEx16_GOLDFINGER_B |
| 07    | SMBUS Distribution           | 34 PCH GND/PCH Strap Option     | 61 Other BOM            |
| 08    | GPIO LIST                    | 35 VCCIOEN/VREN/POK/SYSPOK      | 62 History              |
| 09    | BLANK                        | 36 RTCRST#/RSMRST#/PLTRST#      |                         |
| 10    | BLANK                        | 37 Display HDMI/Level Shifter   |                         |
| 11    | BLANK                        | 38 Display DP_DVI_PH            |                         |
| 12    | PWR CPU_Controller           | 39 BLANK                        |                         |
| 13    | PWR +VCORE_Phase1-3          | 40 Display VGA1/CH7517          |                         |
| 14    | PWR +VCCGT_Phase1-2          | 41 LAN1 INTEL I219LM/I219V      |                         |
| 15    | PWR +VCCSA                   | 42 LAN2 INTEL I210IT            |                         |
| 16    | PWR DDR4 +V2.5_VPP           | 43 CONN LAN1/USB3C1             |                         |
| 17    | PWR DDR4 +V1.2_DDR/+V0.6_VTT | 44 CONN LAN2/USB3C2             |                         |
| 18    | PWR +V0.95_VCCIO/+V1.0_SB    | 45 CONN USB3C3                  |                         |
| 19    | PWR VCCST/VCCPLL_OC          | 46 PH USB2H1                    |                         |
| 20    | CPU PEG/DMI/DDI              | 47 CPU FAN                      |                         |
| 21    | CPU DDR4 MA/MB               | 48 CONN MINIPCIE/mSATA          |                         |
| 22    | CPU MISC/CFG                 | 49 CONN SATA0,1,2               |                         |
| 23    | CPU VCORE/VCCSA POWER        | 50 Audio ALC888S                |                         |
| 24    | CPU VCCGT/VCCGTX POWER       | 51 SIO NCT6106D                 |                         |
| 25    | CPU GND                      | 52 CONN GPIO0/LPC1              |                         |
| 26    | DDR4 SODIMM A1               | 53 CONN COM1, 2(RS-232/422/485) |                         |
| 27    | DDR4 SODIMM B1               | 54 CONN COM3, 4(RS-232)/RING ON |                         |


















| Identify ID |         |  |  |  |
|-------------|---------|--|--|--|
|             | GPP_G8  | For PCH Q170 =1; H110=0<br>R8561@ R8564@ |  |  |
|             | GPP_G9  | For Display DDI2 ; DP=1 ; DVI=0          |  |  |
|             | GPP_G10 | Reserve                                  |  |  |
|             |         |  |  |  |

| USB Power Plane/VGA | 撥到1位置 | 撥到8位置      | 撥到2位置 | 撥到7位置      | 撥到4位置       | 撥到5位置    |  |
|---------------------|-------|------------|-------|------------|-------------|----------|--|
| LAN1_USB2C1_1       | S0    | <b>S</b> 5 | x     | X          | х           | X        |  |
| LAN2_USB3C2_1       | S0    | S5         | x     | x          | x           | X        |  |
| USB3C1              | х     | x          | S0    | <b>S</b> 5 | x           | х        |  |
| VGA                 | x     | X          | х     | х          | no force or | force on |  |


| Parameter                | Value         | Help Text   |
|--------------------------|---------------|---|
| SATA / PCIe Combo Port 0 | PCIe (or GbE) | This setting configures the PCIe port to operate as either PCIe Port 9 or SATA Port 0. For further details on Flex I/O see Skylake H/LP Platform Controller Hub EDS.  |
| SATA / PCIe Combo Port 1 | PCIe (or GbE) | This setting configures the PCIe port to operate as either PCIe Port 10 or SATA Port 1. For further details on Flex I/O see Skylake H / LP Platform Controller Hub EDS.                                       |
| SATA / PCIe Combo Port 2 | SATA          | This setting configures the PCIe port to operate as either PCIe Port 13 or SATA Port 0. For further details on Flex I/O see Skylake H / LP Platform Controller Hub EDS.                                       |
| SATA / PCIe Combo Port 3 | GPIO          | This setting configures the PCIe port to operate as either PCIe Port 14 or SATA Port 1. For further details on Flex I/O see Skylake H / LP Platform Controller Hub EIDS.                                      |
| SATA / PCIe Combo Port 4 | SATA          | This setting configures the PCIe port to operate as either PCIe Port 15 or SATA Port 2. For further details on Flex I/O see Skylake H / LP Platform Controller Hub EIDS.                                      |
| SATA / PCIe Combo Port 5 | SATA          | This setting configures the PCIe port to operate as either PCIe Port 16 or SATA Port 3. For further details on Flex I/O see Skylake H / LP Platform Controller Hub EIDS.                                      |
| SATA / PCIe Combo Port 6 | PCIe (or GbE) | This setting configures the PCIe port to operate as either PCIe Port 17 or SATA Port 4. For further details on Flex I/O see Skylake H / LP Platform Controller Hub EIDS.                                      |
| SATA / PCIe Combo Port 7 | PCIe (or GbE) | This setting configures the PCIe port to operate as either PCIe Port 18 or SATA Port 5. For further details on Flex I/O see Skylake H / LP Platform Controller Hub EIDS.                                      |
| SATA / PCIe Combo Port 8 | PCIe (or GbE) | This setting configures the PCIe port to operate as either PCIe Port 19 or SATA Port 6. For further details on Flex I/O see Skylake H Platform Controller Hub EDS. Note: Valid only for Workstation / Server. |
| SATA / PCIe Combo Port 9 | PCIe (or GbE) | This setting configures the PCle port to operate as either PCle Port 20 or SATA Port 7. For further details on Flex I/O see Skylake H Platform Controller Hub EDS. Note: Valid only for Workstation / Server. |


|       | AD/ANTECH                  |           |   |    |    |               |
|-------|----------------------------|-----------|---|----|----|---------------|
| Title | IDENTIFY ID SW1            | SETTING   | ì |    |    |               |
| Size  | Document Number PCE-2      | 129(2029) |   |    |    | Rev<br>A101-2 |
| Date: | Tuesday, December 04, 2018 | Sheet     | 9 | of | 62 | •             |




| A     | AD\ANTECH              |             |    |    |    |               |
|-------|------------------------|-------------|----|----|----|---------------|
| Title | BLANK                  |             |    |    |    |               |
| Size  | Document Number PCE-   | -2129(2029) |    |    |    | Rev<br>A101-2 |
| Date: | Monday, April 22, 2019 | Sheet       | 10 | of | 62 |               |











### PWR [ VSA\_Phase1]


+V1.05\_SA lomax=12.3A





# PWR DDR4 +V2.5\_VPP




| A     | AD\ANTECH              |                |               |
|-------|------------------------|----------------|---------------|
| Title | 16_PWR DD              | R4 +V2.5_VPP   |               |
| Size  | Document Number        | E-2129(2029)   | Rev<br>A101-2 |
| Date: | Friday, March 29, 2019 | Sheet 16 of 62 |               |










| _     | ADVANTECH              |           |       |    |    |               |
|-------|------------------------|-----------|-------|----|----|---------------|
| Title | 19_PWR V(              | CCST/VCC  | PLL_C | ЭС |    | <u> </u>      |
| Size  | Document Number PCE-2  | 129(2029) |       |    |    | Rev<br>A101-2 |
| Date: | Friday, March 29, 2019 | Sheet     | 19    | of | 62 |               |

## CPU PEG/DMI/DDI






Table 2-24. embedded DisplayPort\* (eDP\*)/DDI Ports Availability

| Ports       | Port name in VBT | Y/U-Processor<br>Line <sup>3,4</sup> | H-Processor<br>Line <sup>3,4</sup> | S-Processor<br>Line (DT) <sup>3,4</sup> | S-Processor Line<br>(AIO) <sup>3,4</sup> |
|-------------|------------------|--------------------------------------|------------------------------------|---|--|
| DDI0 - eDP* | Port A           | Yes                                  | Yes                                | No <sup>1</sup>                         | Yes                                      |
| DDI1        | Port B           | Yes                                  | Yes                                | Yes                                     | Yes                                      |
| DDI2        | Port C           | Yes                                  | Yes                                | Yes                                     | Yes                                      |
| DDI3        | Port D           | No <sup>5</sup>                      | Yes                                | Yes                                     | Yes                                      |
| DDI4 - eDP* | Port E           | No                                   | Yes <sup>2</sup>                   | Yes <sup>2</sup>                        | Yes <sup>2</sup>                         |

- tes:
  Port A is for embedded display. No Embedded display for DT.
  Port E is bifurcated from eDF\*, need to use available AUX (if HDMI\* is in used).


  5. For example, DT can use eDP\_AUX for VGA converter which is available as free Design but HPD must be used as 3xDDC (DDPB, DDPC, DDPD) are valid for all processor SKUs (for YVI)-processor lines DDC signals description, refer to PCH-U/Y EDSDatasheet Volume 1 CDI#545659).
  SxHPD (PCH) inputs (eDP\_HPD, DDPB\_HPD0, DDPC\_HPD1, DDPD\_HPD2, DDPE\_HPD3) are valid for all processor SKUs. No Port D for U-processor line, DDI3\_AUX are exists as reserved.
  VBT provides a configuration option to select the four AUX channels A/B/C/D for a given port, based on how the aux channel lines are connected physically on the beard.


### **Display Signal Mapping**


Table 50-4. Digital Display Interface Signal Mapping


| Port   | DDI PROCESSOR<br>Pin Names             | Display<br>Port<br>Mapping | HDMI* Mapping  |
|--------|--|----------------------------|----------------|
| Port 1 | DDI1_TXN[0]                            | DDI1_LANE0_DN              | HDMIxC_TX2_DN  |
|        | DDI1_TXP[0]                            | DDI1_LANE0_DP              | HDMIxC_TX2_DP  |
|        | DDI1_TXN[1]                            | DDI1_LANE1_DN              | HDMIxC_TX1_DN  |
|        | DDI1_TXP[1]                            | DDI1_LANE1_DP              | HDMIxC_TX1_DP  |
|        | DDI1_TXN[2]                            | DDI1_LANE2_DN              | HDMIxC_TX0_DN  |
|        | DDI1_TXP[2]                            | DDI1_LANE2_DP              | HDMIxC_TX0_DP  |
|        | DDI1_TXN[3]                            | DDI1_LANE3_DN              | HDMIxC_CLK_DN  |
|        | DDI1_TXP[3]                            | DDI1_LANE3_DP              | HDMIxC_CLK_DP  |
|        | DDPB_HPD                               | DDI1_HPD_Q                 | DDI1_HPD_Q     |
|        | DDPB_CTRLCLK                           | NA                         | DDI1_CTRL_CK   |
|        | DDPB_CTRLDATA                          | NA .                       | DDI1_CTRL_DATA |
| Port 2 | DDI2_TXN[0]                            | DD12_LANE0_DN              | HDMIxC_TX2_DN  |
|        | DDI2_TXP[0]                            | DDI2_LANE0_DP              | HDMIxC_TX2_DP  |
|        | DDI2_TXN[1]                            | DD12_LANE1_DN              | HDMIxC_TX1_DN  |
|        | DDI2_TXP[1]                            | DDI2_LANE1_DP              | HDMIxC_TX1_DP  |
|        | DDI2_TXN[2]                            | DDI2_LANE2_DN              | HDMExC_TX0_DN  |
|        | DDI2_TXP[2]                            | DDI2_LANE2_DP              | HDMIxC_TX0_DP  |
|        | DDI2_TXN[3]                            | DDI2_LANE3_DN              | HDMIxC_CLK_DN  |
|        | DD21_TXP[3]                            | DDI2_LANE3_DP              | HDMExC_CLK_DP  |
|        | DDPC_HPD                               | DD12_HPD_Q                 | DD12_HPD_Q     |
|        | DDPC_CTRLCLK                           | NA .                       | DDI2_CTRL_CK   |
|        | DDPC_CTRLDATA                          | NA.                        | DDI2_CTRL_DATA |
| Port 3 | DDI3_TXP[0]                            | DD13_LANE0_DP              | HDMIx_TX2_DP   |
|        | DDI3_TXN[0]                            | DDI3_LANE0_DN              | HDMIx_TX2_DN   |
|        | DDI3_TXP[1]                            | DDI3_LANE1_DP              | HDMIx_TX1_DP   |
|        | DDI3_TXN[1]                            | DDI3_LANE1_DN              | HDMIx_TX1_DN   |
|        | DDI3_TXP[2]                            | DDI3_LANE2_DP              | HDMIx_TX0_DP   |
|        | DDI3_TXN[2]                            | DDI3_LANE2_DN              | HDMIx_TX0_DN   |
|        | DDI3_TXP[3]                            | DDI3_LANE3_DP              | HDMDx_CLK_DP   |
|        | DDI3_TXN[3]                            | DDI3_LANE3_DN              | HDMIx_CLK_DN   |
|        | Hot plug detect used by HDMI<br>Port 3 | DDPD_HPD                   | DD13_HPD_Q     |
|        | HDMI DDC lines for Port 3              | DDPD_CTRLCLK               | DDI3_CTRL_CK   |
|        |  | DDPD_CTRLDATA              | DDI3_CTRL_DATA |


## **ADVANTECH** 20\_CPU PEG/DMI/DDI Document Number PCE-2129(2029) Rev A101-2 Sheet 20 of



























### **PCH SPI** +V3.3\_SB\_GPPA R8626 +V3.3 10K 1% 1/16W PCH PME# BD17 0402 GPP\_B13/PLTRST ->> PCH\_PLTRST# [36] GPP A11/PME R8630 W 100K 0402 1% 1/16W B8627 TP\_PCH\_GPP\_G16 1 BSVD 4 TP327 TP328 RSVD\_3 TP331 HDMI2\_DEVICE\_DETE HDMI2\_DEVICE\_DETECT\_0 HDMI1\_DEVICE\_DETECT\_0 BSVD 3 GPP G12/GSYDOLI AE17 0402 TP329 RSVD\_1 GPP\_G13/GSXSLOAD GPP G14/GSXDI 0402 HDMI1 DEVICE DETE AN17 | 1007| K392 From vohm change to 3367m | 1008| R8634 | 33 | 1% 1/16W | 0402 SPIPCH MISO R R8634 | 33 | 1% 1/16W | 0402 SPIPCH MISO R R8634 | 33 | 1% 1/16W | 0402 SPIPCH CS0## R8634 | 33 | 1% 1/16W | 0402 SPIPCH CLUE R Co-Lay 3 Pad GPP\_E3/CPU\_GP0 GPP\_F7/CPU\_GP1 SPI0\_MISO SPI0\_CS0 PCH\_GPP\_G15 ->>PCH\_LAN2\_DISABLE# [42] GPP B4/CPU GF PCH\_GPP\_E3 GPIO for BIOS Control 1# AW31 TP335 @\_\_1 GPP\_H18/SMI 4ALFR PCH GPP B4 GPP\_H17/SML4DATA GPP\_H16/SML4CLE GPP\_H15/SML3ALER TP336 (0) GPIO SIO LPC PME# [51] GPP\_H14/SML3DAT NL/0 A101 TP337 TP338 GPP D1 GPP\_H13/SML3CL ->>MINIPCIE2 DIS# BD34 TP\_PCH\_GPP\_H11 1 GPP D3 GPP H11/SML2DATA GPP\_D2 GPP\_D22 GPP\_D21 GPP\_H10/SML2CLF AH43 [60] EN\_EXT\_+V5\_12\_PWR <<-+V3.3 SB BE11 INTRUDER ✓ PCH\_INTRUDER# [36] WesleyYu0712: Default GPI MINIPCIE1 DIS# R8648 GPIO1\_OC#\_R If UART interface is used, 50 K? pull-up resistors to 3.3V GPIO0\_OC#\_R are required on all UART signals. If the interface is not used, ✓ GPIO0\_OC# [52] the signals can be used as GPIO. If GPIO functionality is also not used, the signals can be left as no-connect. PCH\_GPP\_C9 PCH\_GPP\_C8 PCH1K EXP\_PRSNT# GPP\_B22/GSPI1\_MOSI GPP\_B21/GSPI1\_MISO [34] PCH\_GSPI1\_MOSI TP344 EXPC\_PRSNT# < PCH\_CFG3 [60] TP343 [29,34] PCH GSPI0 MOSI TP346 TP347 GPP D16/ISH UARTO C GPP B17/GSPI0 MISO AL43 TP\_PCH\_GPP\_D15 NAK44 TP\_PCH\_GPP\_D14 1 GPP\_B16/GSPI0\_CLK GPP\_B15/GSPI0\_CS GPP\_D15/ISH\_UART0\_RTS GPP\_D14/ISH\_UART0\_TXD/SML0BCLK/I2C2\_SCL GPP\_D13/ISH\_UART0\_RXD/SML0BDATA/I2C2\_SDA GPP\_C9/UART0\_TXD GPP\_C8/UART0\_RXD GPP\_C11/UART0\_CTS GPP\_C10/UART0\_RTS TP391 BA41 AU44 TP392 TP393 AU41 AT44 AT45 GPP\_C15/UART1\_CTS/ISH\_UART1\_CTS AU43 AU43 GPP\_C13/UART1\_TXD/ISH\_UART1\_TXD GPP\_C12/UART1\_RXD/ISH\_UART1\_RXD TP351 TP404 TP403 GPP H20/ISH I2C0 SCI TP352 GPP\_H19/ISH\_I2C0\_SDA TP353 0402 WesleyYu0724: remove PH for placement 2000 TP354 GPP HOO/ISH IOC1 SCI GPP\_H21/ISH\_I2C1\_SD/ AN43 AN44 AR39 AR45 GPP\_C23/UART2\_RTS GPP\_C21/UART2\_RTS GPP\_C21/UART2\_RTS TP395 TP396 TP397 EXP PRINT# BREEZ 10K BC22 PCH\_GPP\_A23 BD18 PCH GPP A22 GPP\_A23/ISH\_GP5 GPP\_A22/ISH\_GP4 **TP398** GPP\_C20/UART2\_RXD -W-1%\_1/16W AR41 AR44 AR38 AT42 GPP\_C18/I2C1\_SDA GPP\_C17/I2C0\_SCL GPP\_C17/I2C0\_SDA GPP\_A19/ISH\_GP1 GPP\_A21/ISH\_GP3 GPP\_A20/ISH\_GP2 GPP\_A19/ISH\_GP1 GPP\_A19/ISH\_GP1 GPP\_A19/ISH\_GP1 GPP\_A19/ISH\_GP1 TP355 TP356 TP399 TP357 PCH\_CFG3 NL/10K 1% 1/16W TP358 TP400 GPP\_A18/ISH\_GP0 GPP\_A17/ISH\_GP7 PCH CFG4 ⟨ PCH\_RI# [54] GPP\_D4/ISH\_I2C2\_SDA/ISH\_I2C3\_SDA GPP\_D23/ISH\_I2C2\_SCL/ISH\_I2C3\_SCL INTEL SKYLAKE-Q170 ATX\_AT#\_SEL\_R R8664 W 0 ATX\_AT#\_SEL [57] +V3.3\_SB PCH GPP A23 R8665 0402 1% 1/16W PCH\_GPP\_A22 R8667 0402 NL/10K 10K 1% 1/16W **ADVANTECH** PCH\_GPP\_A21 NL/10K 1%\_1/16W 10K 1%\_1/16W R8669 0402 If I2C interfaces are not used, the signals can be Co-Lay 3 Pad 31 PCH SPI used as GPIOs instead. If the GPIO functionality is Rev A101-2 also not used, the signals can be left as no-connect. PCE-2129(2029) Thursday, April 25, 2019

## **PCH CLOCK**





**ADVANTECH** 


32\_PCH CLOCK


PCE-2129(2029)


Rev A101-2














**EXPANSION CONN** 


B/B LAN Module LAN1, LAN2 0402 W 1% 1/16 PLTRST\_LAN# [41,42]

















## **CONN LAN1/USB2C1**



#### Power for USB2C1





Close to Connector

USB2\_PCH\_USB2C1\_a\_D7-

4 USB2\_PCH\_USB2C1\_a\_D8-

-O+V5 USB3C1 1


USB2\_PCH\_USB2C1\_a\_D7+


| Giga LAN connector<br>Left Side : Green/Orange LED |                 |  |  |  |  |
|--|-----------------|--|--|--|--|
| Status Display                                     |                 |  |  |  |  |
| 10Mbps   | Always turn off |  |  |  |  |
| 100Mbps  | Orange          |  |  |  |  |
| 1000Mbps Green                                     |                 |  |  |  |  |


| Right Side : Green LED |  |  |  |  |
|------------------------|--|--|--|--|
| Status                 | Display  |  |  |  |
| Link status            | Always turn on without transmitting/receiving data |  |  |  |
| Activity status        | Flash  |  |  |  |




| -     | AD\ANTECH              |             |      |    |    |               |
|-------|------------------------|-------------|------|----|----|---------------|
| Title | 43_C                   | ONN LAN1/U  | SB3_ | 12 |    |               |
| Size  | Document Number PCE    | -2129(2029) |      |    |    | Rev<br>A101-2 |
| Date: | Thursday April 2E 2010 | Chool       | 49   | of | 62 | •             |











| AD\4NTECH |                        |       |    |    |    |     |  |
|-----------|------------------------|-------|----|----|----|-----|--|
| Title     | Title CPU FAN          |       |    |    |    |     |  |
|           | CPU                    | FAN   |    |    |    |     |  |
| Size      | Document Number        |       |    |    |    | Rev |  |
|           | PCE-2129(2029) A101-2  |       |    |    |    |     |  |
| Date:     | Friday, March 29, 2019 | Sheet | 47 | of | 62 |     |  |


## CONN MINIPCIE/mSATA Q170 mSATA H110










### +V3.3\_MINI22








| Spec. | Mini PCIe 1.1 | Mini PCIe 1.2 | mSATA                        |
|-------|---------------|---------------|------------------------------|
| Pin43 | Reserved (H)  | GND (L)       | NC (H)                       |
| Pin51 | Reserved (H)  | Reserved (H)  | Presences Detection (GND->L) |
































## PWRBTN/AT\_ATX Mode


## **PWRBTN**



## **ATX/AT Mode Selection**











| Mode | Jumper Setting        |
|------|-----------------------|
| AT   | 1-2 Short             |
| ATX  | 2-3 Short ( Default ) |


| A     | AD\4NTECH           |      |            |    |    |    |               |  |  |
|-------|---------------------|------|------------|----|----|----|---------------|--|--|
| Title | 57_PWRBTN           | /AT  | _ATX Mode  | •  |    |    |               |  |  |
| Size  | Document Number     | PCI  | E-2129(202 | 9) |    |    | Rev<br>A101-2 |  |  |
| Date: | Thursday, April 25, | 2019 | Sheet      | 57 | of | 62 |               |  |  |













## ILM + BP KEEP OUT ZONE

# HS3 1

HEATSINK FWA-5285TS

PCH Heatsink







A101-1 **Add** 

|             | CPU  | ME        | Lan Chip                        | PCH  |
|-------------|--|-----------|---------------------------------|------|
| 96912029000 | Intel Skylake-S Desktop CPU<br>i7-6700, 3.4GHz, 8M, 65W; i7-6700TE, 2.4GHz, 8M, 35W<br>i5-6500, 3.2GHz, 6M, 65W; i5-6500TE, 2.3GHz, 6M, 35W<br>i3-6100, 2.7GHz, 4M, 35W; i3-6100TE, 2.7GHz, 4M, 35W  | Consumer  | I219-V<br>1410026041-01         | H110 |
| 96912129000 | G4400TE, 2.9GHz, 3M, 35W<br>G3900TE, 2.6GHz, 2M, 35W<br>Intel Kabylake-S Desktop CPU<br>i7-7700, 3.6 GHz, 8 MB, 65W; i7-7700T, 2.9 GHz, 8 MB, 35W;<br>i5-7500, 3.4 GHz, 6 MB, 65W; i5-7500T, 2.7 GHz, 6 MB, 35W;<br>i3-7101E, 3.9 GHz, 3 MB, 65W; i3-7101TE, 3.4 GHz, 3 MB, 35W; | Corporate | I219-LM(v-Pro)<br>1410025503-01 | Q170 |
| 96912129100 | PCE-2129 With DVI  |           |                                 |      |
|             |  |           |                                 |      |

|       | ADIANTECH              |       |    |    |    |               |  |
|-------|------------------------|-------|----|----|----|---------------|--|
| Title | Title 61_Other BOM     |       |    |    |    |               |  |
| Size  |                        |       |    |    |    | Rev<br>A101-2 |  |
| Date: | Monday, April 01, 2019 | Sheet | 61 | of | 62 |               |  |

**History** ECOP-134766 A101-1 PCB: 19A1212900-01 (8 Layer) RD: WeslevYu.Su 2018/07/02 1. First Release ECOP-137130 A101-2 PCB: 19A6S52001 (8 Layer) RD: WeslevYu.Su 2018/11/30 1. PCB: Change PCB P/N from 19A1212900-01 to 19A1212901-01 -->Modify to A101-2 version 2. SIO: Change R9033 from NL to 1k for GPIO -->Add R9033上作 3. PWR: Remove C7521 for SIO\_RSMRST# AT power down glitch -->There is a glitch at SIO\_RSMRST# when system power off 4. PWR: Add a resistor Oohm R9786 series R9774 for power rail +V0.95 VCCIO -->reserve R9786 for +V0.95 VCCIO adjust 5. SATA: Modify SATA PCH LED# signal for inverse issue. -->PCH SATA PCH LED# sink current only 3mA; so add a MOS 6. mPCIE: NUT1 and NUT2 change to 1910004105 for mPCIE鎖上高度問題 -->原上件太高 7. +VCORE\_EN: R8747 change to PH +V12\_SB for suprise power down +VCORE\_EN spike -->There is a glitch at +VCORE\_EN when system surprise power down. 8. N331270422 : R8748 change to PH +V12\_SB for suprise power down N331270422 spike -->There is a glitch at N331270422 when system surprise power down. 9. PCH\_SLP\_S3#: R8496 change to 10k and Pull High to +V12\_SB for PCH\_SLP\_S3# power on spike -->There is a glitch at PCH\_SLP\_S3# when system surprise power down. 10. PCH SYSPWROK: R8753 change to PH +V12 SB for suprise power down PCH SYSPWROK spike -->There is a glitch at PCH SYSPWROK when system surprise power down 11. Jumper: Jumper 1653302122 change to 1653005287-01 for DFM Jumper for DFM High Light -->Change Jumper 12. +V1.2 DDR EN: R8494 change Pull High to +V12 SB for power on/off +V1.2 DDR EN glitch -->There is a glitch at +V1.2 DDR EN when system surprise power down. 13. mSATA: Reserve R9789 for mSATA and mPCIE SW strap from FITC -->Reserve R9789 for match FITC HSIO 14. IMVP8: Add IMVP8 firmware to U57 for 1420045642 ---> Update Firmware 15. Isolation: C7828、C8013、C7996、C8044 set to NL and R8809、R8935、R8928 、R8942 set to pop -->將隔離電容移除 hohm for EMI 16. LAN1\_USB2C1\_1: Adjust Lan LAN1\_USB2C1\_1 for reverse -->Lan 1 reverse change 17. D type Flipflop: Add C8707 C8708 C8709 C8710 R9790 R9791 R9792 R9793 R9794 U162 U163 for D type flip flop as Product spec watch dog light -->New spec for Watch dog use D type flipflop" 18. SMI#: Add R9796 0 ohm for PCH SMI# and connect to OVT\_LED#\_SIO at Super I/O -->Connect Super I/O SMI# to Host 19. Delay IC: Change U133 from 1410001299 to 1410023343-01 for Steve suggestion -->(other project on/off issue) 20. JFP1: JFP1 change from 4 pin to 5 pin for clear D type flip flop at WDT assert reset. -->For WDT LED reset 21. PROCHOT#: R7755 change from 75 ohm to 1k for prochot# pull to low level. -->Follow PDG and change PH to 1k 22. Phase out: Change L136 from 1211003965 to 1211006026-01 for compoent phase out CMC suggestion -->Componet phase out and follow CMC suggestion 23. Phase out: Change Q840,Q835 from 1310004697-01 to 1310006283-01 for phase out issue CMC suggestion (2n7002) -->Componet phase out and follow CMC suggestion 24. Phase out: Change U148, U135 from 1410023435-01 to 1410028464-01 for phase out issue ANPEC eFuse --> Componet phase out and follow CMC suggestion 25. EXAR\_XR34350ILTR: Reserve R9798 R9799 R9800 R9801 for fail safe -->Reserve resistor 26. OVT\_LED# : Reserve R9802 and connect to OVT\_LED# for CPU\_TEMP\_ALERM# -->Reserve resistor 27. CPU TEMP ALERM: Add R9803 for CPU TEMP ALERM# (R9802 either one) --> Reserve resistor: back up use prochot 28. WDT ASSERTED# : Reserve R9804 for WDT ASSERTED# from Super IO -->Reserve resistor 29. DVI: Change B174 connection for DVI power to device -->When DVI is on and use eFUSE. So change connection ECOP-139010 PCB: 19A1212901-01 (8 Layer) RD: WesleyYu.Su 2018/11/30 30. LED(ECOP-139010): R9794 change from 10k to 20k ohm; C8710 change from 0.1uf to 2.2uf(1100009083) -->WDT LED keep on when boot 31. Wifi(ECOP-139010): R8648=10k ohm; remove R8645 -->R8648上件 for EWM-W151h SSID issue, MINIPCIE2 DIS# keep low change from BIOS control to HW control 32. Jumper (ECOP-140219): Update PCE-2129/2029 BOM jumper Name from JCOMS1(1-2)1 to JCMOS1(1-2)1 -->DFM request modify jumper Name from JCOMS1(1-2)1 to JCMOS1(1-2)1 33. Lan Firmware: Delete 2080007727 on IMG-1 Change 1410024453-01 to 1420046765 on U143 -- -->For 工廠需求更新刪除 2 0 8 階and Add 142 for LAN" 34. 收斂2N7002(ECOP-139958): Change 1315700214 to 1310006408-01\*28 on All -->for 收斂2n7002 35. 缺陷 (ECOP-139958): Change 1310004127 to 1310005750-01\*1 on 0736 --> f o r 缺陷問題 36. SMI(ECOP-140166): Delete 105A700004\*1 on R9796 -->Remove R9796 to disconnect reserve circuit of PCH SMI# and OVT LED# SIO

37. ACPRESENT: Add R8598 at 105A50103A 10k -->for Scar Wake up for I219

**ADVANTECH** 62\_History PCE-2129(2029)