Model Name: PCE-3029 / PCE-4129 A101-2


01	COVER PAGE
02	BOARD DIAGRAM
03	POWER DELIVERY
04	POWER ON SEQUENCE
05	CLOCKS DISTRIBUTION
06	SMBUS DISTRIBUTION
07	JTAG DISTRIBUTION
08	PWR CPU_Controller
09	PWR +VCORE_Phase1-3
10	PWR +V1.05_SA
11	PWR +VCCGT_Phase1-2
12	PWR +V1.2_DDR/VTT
13	PWR VPP
14	PWR +V3.3_SB/DEEP/DUAL POWER
15	PWR DDR4 Power Sequence
16	PWR VCCOPC_EOPIO/VCCPLL_OC
17	PWR +V1.0_DUAL/+V0.95_VCCIO
18	CPU PEG/DMI/DDI
19	CPU DDR4 MA/MB
20	CPU MISC/CFG
21	CPU VCORE/VCCSA POWER
22	CPU VCCGT/VCCGTX POWER
23	CPU GND
24	DDR4 SKT CH-A1
25	DDR4 SKT CH-B1
26	CONN VGA
27	PCH DMI/PCIE/USB/LPC
28	PCH PCIE/SATA/DDC


29	PCH HDA/SMB/MISC
30	PCH SPI
31	PCH CLOCK
32	PCH POWER
33	PCH GND/PCH Strap Option
34	RTCRST#/RSMRST#/PLTRST# A101-2.3
35	PWROK/SYSPWROK/VCORE_EN
36	CONN FAN
37	LAN1 PHY I219LM
38	LAN2 NIC 1210AT/1211
39	SIO NCT6776D
40	HWM NCT7802Y
41	CONN DVI1 A101-2.54
42	CONN DP1 A101-2.55
43	MINI PCIE/mSATA
44	CONN SATA
45	CONN LAN12
46	CONN USB3.0
47	CONN USB2.0
48	CONN COM 1-2
49	CONN KB&MS/LPT/THERMALTRIP
50	GPIO/EXPCIE1
51	CONN JFP/SPKR/JWDT/JOBS/LPC
52	PICMG_V1.3_GOLDFINGER_A/B
53	OTHER BOM
54	PCH GPIO LIST
55	HISTORY RECORDS


Approved by	Checked by	Prepared by

Checked MOW : WW35'12


_	AD\ANTECH					
Title	COVER	PAGE				
Size	Document Number	8029/PCE-4	129			Rev A101-2
Date:	Tuesday, December 01, 2015	Sheet	1	of	55	








CLOCKS DISTRIBUTION




-	ADVANTECH					
Title	CLOCKS I	DISTRIBU	TION			
Size	Document Number PCE-30)29/PCE-4	129			Rev A101-2
Date:	Tuesday, December 01, 2015	Sheet	5	of	55	


SMBUS DISTRIBUTION




























Deep Sleep Power Rail Switching




Dual Power Rail Switching






PWR DDR4 Power Sequence

VPP_EN










Table 7-7. VCC_{OPC} Voltage levels


ZVM# state	VCC _{OPC}	Units
0	0	٧
1	1.0/1.05 (Based on SKU)	٧

Table 7-9. VCC_{EOPIO} Voltage levels (separate VR)

ZVM# state	MSM# state	VCCEOPIO	Units
0	×	0	V
1	0	0.8/0.85 (Based on SKU)	V
1	1	1.0/1.1 (Based on SKU)	V

PWR [CPU_VCCPLL_OC] Alawn118 (CK): NL Alawn118 (


PWR [CPU_VCCST_VCCPLL]



PWR [CPU_VCC_OPC_1P8]




PWR [+V1.0_DUAL / +V0.95_VCCIO]




+V0.95_VCCIO=3.3v*4.99K/(12.15K+4.99K)=0.96v








Output Voltage use "TPS51367_2_3 Design Tool_0.53C.xls" to know R1 and R2
























































VCCIO_EN


PWROK





VR ENABLE





PWROK/SYSPWROK/VCORE_EN
ber
PCE-3029/PCE-4129

CPU FAN CONTROL | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 | 1/2 |

SYSFAN1 CONTROL


Del SYSFAN1


SYSFAN2 CONTROL

Del SYSFAN2

1	ADVANTECH					
Title	CONN					
	CONN	FAN				
Size	Document Number					Rev
	PCI	E-3029/PCE-4	1129			A10
Date:	Monday, December 07, 2015	Sheet	36	of	55	_


LAN1 PHY I219LM +V3.3 LAN1 A101-1 Net name follow 4128 PLTRST LAN# => PLTRST SIO# [34,38,39,43,48,52] PLTRST_SIO# >> A101-1 [31] CLK100M_PCH_DP0 [31] CLK100M_PCH_DN0 LAN1_MDI1+ [45] LAN1_MDI1- [45] LAN1_MDI2+ [45] LAN1_MDI2- [45] LAN1_MDI3+ [45] LAN1_MDI3- [45] MDI_PLUS: Note : default SMBuse address Reads : 0C9(H) | SVR_EN# : integrated Switching Voltage Regulator ENABLE# Writes : 0C8(H) [29] SMB_PCH_SMLINK0_CLK [29] SMB_PCH_SMLINK0_DATA SMB_CLK SMB_DATA SVR E +V3.3_SB O R8135 W 4.7K PCH_LAN_WAKE#_LAN1 0402 Y 1% LAN1_WAKE#_LAN1 0402 W 1% LAN1_WAKE#_R 0402 W 1% 1% LAN1_WAKE#_R RSVD1 VCC3P3 LAN1_WAKE#_R [29] PCH_LAN_WAKE#_LAN1 [29,38,43,50,52] PCIE_WAKE# +V3.3_LAN1 [29] PCH_LAN1_DISABLE# ANWAKE VDD3P3 IN LAN1_DISABLE#_F LAN DISABLE C7396 100nF 10%_16V 0402 Active Low [45] LAN1_LED0_ACT# LED1: 1000 [45] LAN1_LED1: 1000 [45] LAN1_LED2_100# [45] LAN1_LED2_100M#





218m (A) @+V3.3_LAN1


LAN2 I211A(H110) / I210(C236)




Revision Number: 1.7.2


Table 11-1. TAP Controller Pins


Signal	I/O	Description					
TCK	In	Test clock input for the test logic defined by IEEE1149.1. Note: Signal should be connected to ground through a 1 K Ω pull-down resistor.					
TDI	In	Test Data Input. Serial test instructions and data are received by the test logic at this pin. Note: Signal should be connected to VCC33 through a 1 K Ω pull-up resistor.					
TDO	O/D	Test Data Output. The serial output for the test instructions and data from the test logic defined in IEEE1149.1. Note: Signal should be connected to VCC33 through a 1 K Ω pull-up resistor.					
TMS	In	Test Mode Select input. The signal received at TMS is decoded by the TAP controller to control test operations. Note: Signal should be connected to VCC33 through a 1 K Ω pull-up resistor.					




















SATA PORT-> 6Gbps














waynel: 分開寫-OK

















VGA from PCH


A101-1 Del 4128 VGA

AD\ANTECH										
Title CONN COM 1-2										
Size	Document Number PC	E-3029/PC	E-4129			Rev A101-2				
Date:	Monday, December 07, 2015	5 She	et 48	of	55					




ADVANTECH CONN KB&MS/LPT/THERMALTRIP								
Data:	Monday Docombor 07, 2015	Chool	40	of	55	•		

EXPCIE



GPIO



GPIO/EXPCIE1


PCE-3029/PCE-4129


Sheet


Rev A101-2

Document Number

Monday, December 07, 2015







PCH GPIO LIST ADVANTECH PCH GPIO LIST PCE-3029/PCE-4129

Revision History ECOP-107468 REV: A101-1 PCB:19A1302900-01(8 Layer) RD: Alawn.Lee 2015/3/18 ECOP-XXX A101-2 PCB: 19A1302901-01 (8 Laver) RD: Alawn.lee 2015/11/15 1. BOM: remove R7870 -->R7870重複上件 2. BOM: remove R12 -->R12重複PU 3. Sch: 修改文字面 -->修改文字面 4. BOM: Remove C7276, C7248, C7333 -->開幾卡55 5. Sch: add R8316, and C556, C557 change to 8pF, Y1 change to 1231003137-01 -->VGA Cristal change to Epson 6. BOM: Add P/N:1654002538 -->mini-pcie forget to stuff 7. BOM: Add Q131 -->DVI: Q131 forget to stuff 8. BOM: reserve R507 -->Audio: change net name to VDDIO_SEL and connect to gnd 9. Sch: SATA_PCH_RXN4/SATA_PCH_RXP4 change -->signal 正負反接 10. FUNC: Remove R8294, Add R8295 -->NXP IC内部已有假負載設計 11. DFM: Ref name RO1 change to H3 1 -->DFM check 12. BOM: R4, R5, R6 change to 330ohm -470ohm -->Reduce LED current 13. Sequence: del R810, Reserve D188 —>AT power on: +VCORE EN has two stage 14. Sch: add new Board 10 —>區分PCE-4129 mini-pcie SKU 15. Sequence: R44-10k, R45-20k, R7753-330 —>THERMAL PROTECT 分壓與常 16. Sequence: +V0.55 VCCIO Enable add D187 Vocre_PG -->Make VCCIO start to work after VR ready 17. Sequence: PCH PWROK enable add +V0.95 VCCIO_PG(add D189), and reserve PCH_SLP_S3#_BUFF(Reserve D191) -->To delay PCH_PWROK 18. Sch: add SIO RSMRST# From SIO add R8318, Reserve R8319 (Remove R8093, R8095) -->modify SIO_RSMRST# circuit 19. Power: R8221 change to 100k, and stuff R46, C7329 -->Power DDR_VTT finetune 20. FUNC: add D190, R8330, U54 net change to SRST# D, Change R3 to 3.3k, and C8 change to 470n -->阻擋治具 On/off glitch 干擾 reset pin 21. Sch: Remove D174 -->Fan: no need 22. Sequence: Remove R859, D155, and R1744 change to Vcore PG -->Dual Power Rail Switching power on切掩太腕 23. Sch: Cancel -->Cancel 24. BOM: C147, C512 change from 22uF to 10uF -->22uF 0603 Package de-rating不足 25. Sequence: Remove C72 -->Power off: +VCORE EN has two stage 26. Sequence: R8087 PU change to +V3.3 -->PCH PLTRST# has glitch 26. Sequence: c7521 change to 2.2uF -->delay +V1.0 dual Enable 28. Signal: add R8263, R8265, R8266: 220ohm -->Fine tune DVI eye diagram 29. Sequence: remove R8200 -->FWRKGD +V0.95_VCCIO enable不须做分脈 29. Sequence: remove R8200 -->PMRCD +V0.95 VCCIO enable不須做分配 30. Sequence: C7441 change to 0.47uF -->+V0.95 VCCIO Rising time關短為5ms 31. Sch: Add Q790, R8329 -->Monitor 漏電到DP2 32. BOM: crystal: C7339, c7440-15p, C7338-12p -->参考PSSON測試結果修改 33. BOM: Add R8320, Remove R7630 -->+VCCIO R970H-V3.3, 避免引比估估 34. Power: R7599, R7603, R7608, R7593, R7595, R7606-750, R7652, R7655, R7658, R7664, R7667, R7661-0 -->VRTT change list 35. Sch: Q24 change to 1310003822 -->Redson微V/, 3.5 mQ at VGS = 4.5 V, ID = 19 A 36. BOM: Stuff R8219, C7543 -->+V1.2 DDR.PG Pull High (Remove PWR [CPU_VCCPLL_OC]) 37. BOM: Remove C7137, C7138, C7142, C7143, C7147, R7705, R7707, U127 -->PWR [CPU_VCCPLL_OC] no use 38. Sch: C7447 change to 101F, add D192 ->Reserve PWRGD_+V0.95 VCCIO delay circuit 39. Sch: net name +V3.3 RTC-+V3 RTC -->modify net name 40. Sch: Del Q48, R8097, R8099, C7370, R8096, R8098 ->RSMRST# Remove no need circuit 41. Sch: del D169, add D193 -->del EN_VCCIO, so change to single diode 42. Sch: Add B162~B165, RN59~62 -->DVI: Add common mode choke 43. Sch: B100, B103 change package to 0603 -->change small package 44. Sch: Add R8331 -->Reserve PANSWIN# delay circuit 45. Sch.: Cl. C8 package change to 0603 --increase derating to 50V 46. Sch.: Add (2792, R8333, R8334, Reserve R8335, stuff R851 -->Jadd dual mos to separate Power Supply PG 47. Sch.: Q71 from 1310003892 change to 1310003353 -->Drain Current is larger than 1310003892 49. BOM: U57 from 1410025762-01 change to 1410025762-11 -->INFINEON_PXC1331ADN change version from B11 change to B12 50. Sch: Cancel -->Cancel 50. Sch: Cancel -->Cancel 51. Sch: add R8336, Remove R8220 -->+V1.2_DDR_TPS51216_S3 PU change to 3.3_dual 52. Sch: Reserve R8337, Remove R8300, stuff R7698, R8251, and R7699 change to 0chm, Q754 change to MOS -->Remove CPU_DDR_VTT_CNTL and change to EN_VR_R 53. BOM: PCB Part number 19A1302901-01 -->PCB version 54. Sch: Del DP1, R1717, R1718, R1721, R1722, C1418, C1419, B102 -->Del DP1 Connector 55. Sch: Del DVI2, R1693~R1700, Q132, R1678, R1679, R1723, R1724, PS12, B100, R1676, R1677 -->Del DVI2 Connector 56. Sch: B62~B64 package change to 0402 -->change small package 57. Sch: R8162 Change PU to +V3.3 -->Del DVI2 so no need DVI2 OC# 58. Sch: Remove R8167 -->PECI no use in HWM 58. Sch: Remove R8167 -->FELTI no use in HWM 59. Sch: add R8338, R8339 -->XTALIZ4M,PCH reserve 0 ohm resistor 60. Sch: add D194 -->+VCORE EN, EN, VCCIO reserve discharge circuit 61. Sch: change to 2.2ohm -->降低1.2DDR MOS切换速度, 62. Sch: Remove R8196, R8197 -->Remove +VO.95_VCCIO_SENSE to CPU 02. Schl. Remove Rel39, Rel39 ---Remove YVI-3-VCLID-SEASE to Lev 64. Schl. net name +VCC_DP2-+V3.3_DP1, DP2-DP1 -->change net name 64. Schl. net name +VCC_DP1-+V5_DV1 -->change net name 65. Schl. C7542 from 0.22uF change to 0.47uF -->Delay +Vcore_EN_ 68. Schi: C7942 120m 0.22m Change to 0.47m --Detay vectors in the fee of the control of the con