

Cover page


Model Name:MIC-7700 A101-2

Version:	A101-2	PCB P/N:	19A1770001-01	Update Date:	2016/6/6
----------	--------	----------	---------------	--------------	----------

01	Cover Page	28	PCH DMI/PCIE/USB/LPC	55	CONN COM5, 6(RS-232)
02	Board Diagram	29	PCH PCIE/SATA/DDC	56	SPI/Security/LED
03	Outline	30	PCH HDA/SMB/MISC	57	PWRBTN/AT ATX Mode
04	Power Delivery	31	PCH SPI	58	JFP1/JWDT1_JOBS1/SP1
05	Power On Sequence	32	PCH CLOCK	59	CONN EXPANSION Module
06	Clock Distribution	33	PCH POWER	60	CONN B/B LAN Module
07	SMBUS Distribution	34	PCH GND/PCH Strap Option	61	Other BOM
08	GPIO LIST	35	VCCIOEN/VREN/POK/SYSPOK	62	History
09	PWR +V12_SB	36	RTCRST#/RSMRST#/PLTRST#		
10	PWR +V3.3_SB/+V5_SB	37	Display DVI1/Level Shifter		
11	PWR +V12/+V5/+V3.3/Discharge	38	Display DVI2/HDMI1/DP1 PH		
12	PWR CPU_Controller	39	Display DVI3/HDMI2/DP2 PH		
13	PWR +VCORE_Phase1-3	40	Display VGA1/CH7517		
14	PWR +VCCGT_Phase1-2	41	LAN1 INTEL I219LM/I219V		
15	PWR +VCCSA	42	LAN2 INTEL I210IT		
16	PWR DDR4 +V2.5_VPP	43	CONN LAN1/USB3_12		
17	PWR DDR4 +V1.2_DDR/+V0.6_VTT	44	CONN LAN2/USB3_34		
18	PWR +V0.95_VCCIO/+V1.0_SB	45	CONN USB2_5678/USB3_5678		
19	PWR VCCST/VCCPLL_OC	46	CONN USB2_10/USB2_11		
20	CPU PEG/DMI/DDI	47	CONN MINIPCIE1(USIM)		
21	CPU DDR4 MA/MB	48	CONN MINIPCIE2_mSATA3(iDoor)		
22	CPU MISC/CFG	49	CONN SATA0, 4, 5/CFast1		
23	CPU VCORE/VCCSA POWER	50	Audio ALC888S		
24	CPU VCCGT/VCCGTX POWER	51	SIO NCT6106D		
25	CPU GND	52	CONN GPIO0, 1/LPC1/KBMS1		
26	DDR4 SODIMM A1	53	CONN COM1, 2(RS-232/422/485)		
27	DDR4 SODIMM B1	54	CONN COM3, 4(RS-232)/RING ON		

Block Diagram

MIC-7700 A101-2



Outline

New Product Planning- MIC-7700 Fanless

Product picture is for concept only. MIC-7700 will have a new ID design



Target market:

MA/ Machine Vision/Equipment System

Benefit:

- Skylake-S Desktop CPU with Q170/H110
 - Excellent Graphics, Media, & Display
 - Real-time feature adds
- i-Module for flexible expansion
- iDoor for industrial communication

Specification:

- Intel Skylake-S CPU (35W/65W)
- 2x DDR4 Memory up to 32GB
- 2x GbE
- 2x Mini-PCIe
- 4xCOM max. to 6xCOM
- Optional Module (Isolation COM/32Bit DIO/LAN module/TPM/COM232/485)
- 9~36Vdc
- -20~50°C /60°C
- Dimension: MIC-7500 (H : add 4mm)

Enabling an Intelligent Planet

ADVANTECH

ADVANTECH

Title

03_Outline

Size

Document Number

MIC-7700

Rev

A101-2

Date:

Friday, February 10, 2017

Sheet


3

of

62

Power Delivery


alawn0704 (OK): i Module 要抓buffer



alawn0704: 補畫sequence Timing Diagram



Clocks Distribution




SMBUS Distribution



GPIO LIST

xlaw0704-0001 - GPIO Follow AT23-0400

PWR +V5_SB/+V3.3_SB




Close to TPS51125 pin 2 Close to TPS51125 pin 5

Vout=2*(1+R1/R2)

V1=2*(1+30.1/20)=5.01V


V2=2*(1+13.3/20)=3.33V




TONSEL	SWITCHING FREQUENCY	
	CH1	CH2
GND	200KHz	250KHz
VREF	245KHz	305KHz
VREG3	300KHz	375KHz
VREG5	365KHz	460KHz

Default

+V5_SB



+V3.3_SB




ADVANTECH


Title			10_PWR +V5_SB/+V3.3_SB
Size	Document Number		MIC-7700
Date	Friday, February 10, 2017	Sheet	10 of 62

PWR_+V12/+V5/+V3.3/Discharge


+V12




+V5, +V3.3 Enable




Main Power OK




+V5



Discharge



+V3.3




ADVANTECH

Title: 11_PWR_+V12/+V5/+V3.3/Discharge


Size: Document Number: MIC-7700 Rev: A101-2

Date: Friday, February 10, 2017 Sheet: 11 of 62

+VCORE Phase1

[illegible]


alawnd7015 (OK): C6758, C6763 170uF change to 100uF




PWR +VCCGT_Phase1-2

+VCCGT Iomax=51A


+VCCGT_Phase1



+VCCGT_Phase2




+V12_SB_VCORE




PWR +VCCSA

+V1.05_SA Iomax=16.6A


+VCCSA




PWR DDR4 +V2.5_VPP




VDDQ_EN




VTT_EN



Power rail: +V1.2_DDR
Iomax=8.8A
OCP=10.698A
Fsw=400KHz
Delta I=3.353A
1/2 Delta I=1.675A
SS=1.1ms




MODE NO.	RESISTANCE BETWEEN MODE AND GND (k Ω)	SWITCHING FREQUENCY (kHz)	DISCHARGE MODE
3	200	400	Tracking
2	100	300	
1	66	300	Non-tracking
0	47	400	




PWR +V0.95_VCCIO/+V1.0_SB

+V0.95_VCCIO

PWRGD_+V0.95_VCCIO



+V1.0_SB




Output Voltage use "TPSS1367_2_3 Design Tool_0.53C.xls" to know R1 and R2

ADVANTECH			
Title			
18_PWR +V0.95_VCCIO/+V1.0_SB			
Size		Document Number	Rev
		MIC-7700	A101-2
Date:		Friday, February 10, 2017	Sheet 18 of 62

PWR VCCST/VCCPLL_OC


CPU_VCCST_VCCPLL

alawn0704(OK): ref 705, cap數量沿用



CPU_VCCPLL_OC



0.26A



ADI-ANTECH

Title			19_PWR VCCST/VCCPLL_OC
Size	Document Number		Rev
	MIC-7700		A101-2
Date:	Friday, February 10, 2017	Sheet	19 of 62

CPU PEG/DMI/DDI



Display Signal Mapping

Table 50-4. Digital Display Interface Signal Mapping

Port	DSP PROCESSOR Pin Names	Display Port Mapping	HDMI* Mapping
Port 1	D011_TYX[0]	D011_LANE0_DP	HDMIHC_TYX2_DP
	D011_TYX[0]	D011_LANE0_DP	HDMIHC_TYX2_DP
	D011_TYX[1]	D011_LANE1_DP	HDMIHC_TYX1_DP
	D011_TYX[1]	D011_LANE1_DP	HDMIHC_TYX1_DP
	D011_TYX[2]	D011_LANE2_DP	HDMIHC_TYX0_DP
	D011_TYX[2]	D011_LANE2_DP	HDMIHC_TYX0_DP
	D011_TYX[3]	D011_LANE3_DP	HDMIHC_CLK_DP
	D011_TYX[3]	D011_LANE3_DP	HDMIHC_CLK_DP
	D0DP_HPD	D011_HPD_Q	D011_HPD_Q
	D0DP_CTRLCLK	NA	D012_CTRL_CLK
	D0DP_CTRLDATA	NA	D012_CTRL_DATA
Port 2	D012_TYX[0]	D012_LANE0_DP	HDMIHC_TYX2_DP
	D012_TYX[0]	D012_LANE0_DP	HDMIHC_TYX2_DP
	D012_TYX[1]	D012_LANE1_DP	HDMIHC_TYX1_DP
	D012_TYX[1]	D012_LANE1_DP	HDMIHC_TYX1_DP
	D012_TYX[2]	D012_LANE2_DP	HDMIHC_TYX0_DP
	D012_TYX[2]	D012_LANE2_DP	HDMIHC_TYX0_DP
	D012_TYX[3]	D012_LANE3_DP	HDMIHC_CLK_DP
	D012_TYX[3]	D012_LANE3_DP	HDMIHC_CLK_DP
	D0DP_HPD	D012_HPD_Q	D012_HPD_Q
	D0DP_CTRLCLK	NA	D012_CTRL_CLK
	D0DP_CTRLDATA	NA	D012_CTRL_DATA
Port 3	D013_TYX[0]	D013_LANE0_DP	HDMIH_TYX2_DP
	D013_TYX[0]	D013_LANE0_DP	HDMIH_TYX2_DP
	D013_TYX[1]	D013_LANE1_DP	HDMIH_TYX1_DP
	D013_TYX[1]	D013_LANE1_DP	HDMIH_TYX1_DP
	D013_TYX[2]	D013_LANE2_DP	HDMIH_TYX0_DP
	D013_TYX[2]	D013_LANE2_DP	HDMIH_TYX0_DP
	D013_TYX[3]	D013_LANE3_DP	HDMIH_CLK_DP
	D013_TYX[3]	D013_LANE3_DP	HDMIH_CLK_DP
	Hot plug detect used by HDMI Port3	D0DP_HPD	D013_HPD_Q
	HDMI DDC lines for Port 3	D0DP_CTRLCLK	D013_CTRL_CLK
		D0DP_CTRLDATA	D013_CTRL_DATA

CPU DDR4 MA/MB

CPU1A

M.A.CPU.DQ5	AE38	DDR0_DQ_0	AW18	M.A.CPU.CLK_P0	[26]
M.A.CPU.DQ1	AE37	DDR0_DQ_1	AW18	M.A.CPU.CLK_N0	[26]
M.A.CPU.DQ2	AG38	DDR0_DQ_2	AW17	M.A.CPU.CLK_P1	[26]
M.A.CPU.DQ3	AG37	DDR0_DQ_3	AW17	M.A.CPU.CLK_N1	[26]
M.A.CPU.DQ4	AE39	DDR0_DQ_4	AW16		
M.A.CPU.DQ0	AE40	DDR0_CK1_2	AW16		
M.A.CPU.DQ6	AG39	DDR0_DQ_5	AW16		
M.A.CPU.DQ7	AG40	DDR0_DQ_6	AW16		
M.A.CPU.DQ13	AJ38	DDR0_DQ_7			
M.A.CPU.DQ9	AJ37	DDR0_DQ_8	AY24	M.A.CPU.CKE0	[26]
M.A.CPU.DQ10	AL38	DDR0_DQ_9	AW24	M.A.CPU.CKE1	[26]
M.A.CPU.DQ11	AL37	DDR0_DQ_10	AW24		
M.A.CPU.DQ8	AJ40	DDR0_DQ_11	AW25		
M.A.CPU.DQ12	AJ39	DDR0_DQ_12			
M.A.CPU.DQ14	AL39	DDR0_DQ_13	AW12	M.A.CPU_CS#0	[26]
M.A.CPU.DQ15	AL40	DDR0_DQ_14	AW11	M.A.CPU_CS#1	[26]
M.A.CPU.DQ21	AN38	DDR0_DQ_15	AW11		
M.A.CPU.DQ16	AN40	DDR0_DQ_16	AW10		
M.A.CPU.DQ18	AR38	DDR0_DQ_17			
M.A.CPU.DQ19	AR37	DDR0_DQ_18	AW11	M.A.CPU_ODT0	[26]
M.A.CPU.DQ20	AN39	DDR0_DQ_19	AU14	M.A.CPU_ODT1	[26]
M.A.CPU.DQ17	AN37	DDR0_DQ_20	AU12		
M.A.CPU.DQ22	AR39	DDR0_DQ_21	AW10		
M.A.CPU.DQ23	AR40	DDR0_DQ_22			
M.A.CPU.DQ25	AW37	DDR0_DQ_23	AY13	M.A.CPU_BA0	[26]
M.A.CPU.DQ28	AU38	DDR0_DQ_24	AY15	M.A.CPU_BA1	[26]
M.A.CPU.DQ27	AV35	DDR0_DQ_25	AW23	M.A.CPU_BG0	[26]
M.A.CPU.DQ31	AW35	DDR0_DQ_26			
M.A.CPU.DQ29	AJ37	DDR0_DQ_27	AW13	M.A.CPU_MA16	
M.A.CPU.DQ24	AV37	DDR0_DQ_28	AY14	M.A.CPU_MA14	
M.A.CPU.DQ30	AT35	DDR0_DQ_29	AY11	M.A.CPU_MA15	
M.A.CPU.DQ26	AU35	DDR0_DQ_30			
M.A.CPU.DQ32	AY8	DDR0_DQ_31	AW15	M.A.CPU_MA0	
M.A.CPU.DQ36	AW8	DDR0_DQ_32	AU18	M.A.CPU_MA1	
M.A.CPU.DQ34	AV6	DDR0_DQ_33	AU17	M.A.CPU_MA2	
M.A.CPU.DQ35	AU6	DDR0_DQ_34	AV19	M.A.CPU_MA3	
M.A.CPU.DQ33	AU8	DDR0_DQ_35	AT19	M.A.CPU_MA4	
M.A.CPU.DQ39	AW6	DDR0_DQ_36	AU20	M.A.CPU_MA5	
M.A.CPU.DQ38	AY6	DDR0_DQ_37	AV20	M.A.CPU_MA6	
M.A.CPU.DQ44	AY4	DDR0_DQ_38	AU21	M.A.CPU_MA7	
M.A.CPU.DQ40	AV4	DDR0_DQ_39	AT20	M.A.CPU_MA8	
M.A.CPU.DQ47	AT1	DDR0_DQ_40	AY14	M.A.CPU_MA9	
M.A.CPU.DQ43	AT2	DDR0_DQ_41	AU22	M.A.CPU_MA10	
M.A.CPU.DQ41	AV3	DDR0_DQ_42	AV22	M.A.CPU_MA11	
M.A.CPU.DQ45	AW4	DDR0_DQ_43	AV12	M.A.CPU_MA12	
M.A.CPU.DQ46	AT4	DDR0_DQ_44	AV23	M.A.CPU_MA13	
M.A.CPU.DQ42	AT3	DDR0_DQ_45	AU24	M.A.CPU_BG1	[26]
M.A.CPU.DQ49	AP2	DDR0_DQ_46		M.A.CPU_ACT#	[26]
M.A.CPU.DQ54	AM4	DDR0_DQ_47	AY15	M.A.CPU_PAR	[26]
M.A.CPU.DQ53	AP3	DDR0_DQ_48	AT23	M.A.CPU_ALERT#	[26]
M.A.CPU.DQ50	AM3	DDR0_DQ_49			
M.A.CPU.DQ52	AP4	DDR0_DQ_50			
M.A.CPU.DQ51	AM2	DDR0_DQ_51			
M.A.CPU.DQ48	AP1	DDR0_DQ_52			
M.A.CPU.DQ55	AM1	DDR0_DQ_53			
M.A.CPU.DQ61	AK3	DDR0_DQ_54			
M.A.CPU.DQ63	AH1	DDR0_DQ_55			
M.A.CPU.DQ60	AK4	DDR0_DQ_56			
M.A.CPU.DQ62	AH2	DDR0_DQ_57			
M.A.CPU.DQ57	AK2	DDR0_DQ_58			
M.A.CPU.DQ58	AH3	DDR0_DQ_59			
M.A.CPU.DQ56	AK1	DDR0_DQ_60			
		DDR0_DQ_61			
		DDR0_DQ_62			
		DDR0_DQ_63			
M.A.CPU.ECC5	AU33	DDR0_ECC_0			
M.A.CPU.ECC4	AT33	DDR0_ECC_1			
M.A.CPU.ECC0	AW33	DDR0_ECC_2			
M.A.CPU.ECC3	AV31	DDR0_ECC_3			
M.A.CPU.ECC2	AU31	DDR0_ECC_4			
M.A.CPU.ECC1	AV33	DDR0_ECC_5			
M.A.CPU.ECC6	AW31	DDR0_ECC_6			
M.A.CPU.ECC7	AY31	DDR0_ECC_7			

1 OF 12

LGA_1151
<Characteristics>

➤	M.A.CPU_MA[16..0]	[26]
➤	M.A.CPU_DQ[63..0]	[26]
➤	M.A.CPU_DQSP[8..0]	[26]
➤	M.A.CPU_DQSN[8..0]	[26]
➤	M.A.CPU_ECC[7..0]	[26]

CPU1B

M.B.CPU.DQ4	AD34	DDR1_DQ_0	AM20	M.B.CPU.CLK_P0	[27]
M.B.CPU.DQ5	AD35	DDR1_DQ_1	AM21	M.B.CPU.CLK_N0	[27]
M.B.CPU.DQ7	AG35	DDR1_DQ_2	AP22	M.B.CPU.CLK_P1	[27]
M.B.CPU.DQ3	AH35	DDR1_DQ_3	AP21	M.B.CPU.CLK_N1	[27]
M.B.CPU.DQ1	AE35	DDR1_DQ_4	AN20		
M.B.CPU.DQ0	AE34	DDR1_DQ_5	AN21		
M.B.CPU.DQ8	AG34	DDR1_DQ_6	AP19		
M.B.CPU.DQ2	AH34	DDR1_DQ_7	AP20		
M.B.CPU.DQ13	AK35	DDR1_DQ_8			
M.B.CPU.DQ9	AL35	DDR1_DQ_9	AY29	M.B.CPU.CKE0	[27]
M.B.CPU.DQ14	AK32	DDR1_DQ_10	AY29	M.B.CPU.CKE1	[27]
M.B.CPU.DQ15	AL32	DDR1_DQ_11	AW29		
M.B.CPU.DQ12	AK34	DDR1_DQ_12	AW29		
M.B.CPU.DQ8	AL34	DDR1_DQ_13			
M.B.CPU.DQ10	AK31	DDR1_DQ_14	AP17	M.B.CPU_CS#0	[27]
M.B.CPU.DQ16	AP35	DDR1_DQ_15	AN15	M.B.CPU_CS#1	[27]
M.B.CPU.DQ20	AN35	DDR1_DQ_16	AN17		
M.B.CPU.DQ22	AN32	DDR1_DQ_17	AM15		
M.B.CPU.DQ23	AP32	DDR1_DQ_18			
M.B.CPU.DQ17	AN34	DDR1_DQ_19	AM16	M.B.CPU_ODT0	[27]
M.B.CPU.DQ21	AP34	DDR1_DQ_20	AL16	M.B.CPU_ODT1	[27]
M.B.CPU.DQ18	AN31	DDR1_DQ_21	AP15		
M.B.CPU.DQ19	AP31	DDR1_DQ_22	AL15		
M.B.CPU.DQ28	AL29	DDR1_DQ_23			
M.B.CPU.DQ24	AM29	DDR1_DQ_24	AN18	M.B.CPU_MA16	
M.B.CPU.DQ26	AR29	DDR1_DQ_25	AL17	M.B.CPU_MA14	
M.B.CPU.DQ28	AR29	DDR1_DQ_26	AP16	M.B.CPU_MA15	
M.B.CPU.DQ25	AM28	DDR1_DQ_27			
M.B.CPU.DQ29	AL28	DDR1_DQ_28	AL18		
M.B.CPU.DQ27	AR28	DDR1_DQ_29	AM18	M.B.CPU_BA0	[27]
M.B.CPU.DQ31	AP28	DDR1_DQ_30	AW28	M.B.CPU_BA1	[27]
M.B.CPU.DQ32	AR12	DDR1_DQ_31		M.B.CPU_BG0	[27]
M.B.CPU.DQ33	AP12	DDR1_DQ_32	AL19	M.B.CPU_MA0	
M.B.CPU.DQ38	AM13	DDR1_DQ_33	AL22	M.B.CPU_MA1	
M.B.CPU.DQ34	AL13	DDR1_DQ_34	AM22	M.B.CPU_MA2	
M.B.CPU.DQ36	AR13	DDR1_DQ_35	AM23	M.B.CPU_MA3	
M.B.CPU.DQ37	AM12	DDR1_DQ_36	AP23	M.B.CPU_MA4	
M.B.CPU.DQ39	AM12	DDR1_DQ_37	AL23	M.B.CPU_MA5	
M.B.CPU.DQ35	AL12	DDR1_DQ_38	DR1_MA_3		
M.B.CPU.DQ44	AP10	DDR1_DQ_39	DR1_MA_4		
M.B.CPU.DQ45	AR10	DDR1_DQ_40	DR1_MA_5		
M.B.CPU.DQ46	AR7	DDR1_DQ_41	AW26	M.B.CPU_MA6	
M.B.CPU.DQ42	AP7	DDR1_DQ_42	AY26	M.B.CPU_MA7	
M.B.CPU.DQ41	AR9	DDR1_DQ_43	AU26	M.B.CPU_MA8	
M.B.CPU.DQ40	AP9	DDR1_DQ_44	AW27	M.B.CPU_MA9	
M.B.CPU.DQ47	AR6	DDR1_DQ_45	AP18	M.B.CPU_MA10	
M.B.CPU.DQ43	AP6	DDR1_DQ_46	AU27	M.B.CPU_MA11	
M.B.CPU.DQ32	AL10	DDR1_DQ_47	AY27	M.B.CPU_MA12	
M.B.CPU.DQ35	AM7	DDR1_DQ_48	AR15	M.B.CPU_MA13	
M.B.CPU.DQ51	AL7	DDR1_DQ_49	AY28		
M.B.CPU.DQ48	AM9	DDR1_DQ_50	AU28	M.B.CPU_BG1	[27]
M.B.CPU.DQ49	AL9	DDR1_DQ_51		M.B.CPU_ACT#	[27]
M.B.CPU.DQ50	AL6	DDR1_DQ_52	AL20	M.B.CPU_PAR	[27]
M.B.CPU.DQ61	AJ6	DDR1_DQ_53	AY25	M.B.CPU_ALERT#	[27]
M.B.CPU.DQ56	AJ7	DDR1_DQ_54			
M.B.CPU.DQ63	AE6	DDR1_DQ_55			
M.B.CPU.DQ68	AF7	DDR1_DQ_56			
M.B.CPU.DQ57	AH6	DDR1_DQ_57			
M.B.CPU.DQ59	AE7	DDR1_DQ_58			
M.B.CPU.DQ62	AF6	DDR1_DQ_59			
		DDR1_DQ_60			
		DDR1_DQ_61			
		DDR1_DQ_62			
		DDR1_DQ_63			
M.B.CPU.ECC2	AR25	DDR1_ECC_0			
M.B.CPU.ECC6	AR26	DDR1_ECC_1			
M.B.CPU.ECC5	AM26	DDR1_ECC_2			
M.B.CPU.ECC1	AM25	DDR1_ECC_3			
M.B.CPU.ECC3	AP26	DDR1_ECC_4			
M.B.CPU.ECC7	AP25	DDR1_ECC_5			
M.B.CPU.ECC0	AL25	DDR1_ECC_6			
M.B.CPU.ECC4	AL26	DDR1_ECC_7			

2 OF 12

LGA_1151
<Characteristics>




➤	M.B.CPU_MA[16..0]	[27]
➤	M.B.CPU_DQ[63..0]	[27]
➤	M.B.CPU_DQSP[8..0]	[27]
➤	M.B.CPU_DQSN[8..0]	[27]
➤	M.B.CPU_ECC[7..0]	[27]

DDR_VREF_CA		
DDR0_VREF_DQ	TP_MA_VREF_DQ_1	M.A.CPU_VREF [26]
DDR1_VREF_DQ	TP14	M.B.CPU_VREF [27]

ADANTECH
Title
21_CPU DDR4 MA/MB

Size	Document Number	MIC-7700	Rev	A101-2
Date:	Friday, February 10, 2017	Sheet	21	of 62


CPU MISC/CFG



ADD R7766 1K ohm CFG5 for PCIe X8

For HASWELL Interposer , should

- (1) Mount H_CPU_CFG9's PD resistor.
- (2) Mount H_CPU_CFG13's PD resistor.




A101-2.24

JCFG1(1-2)1

MINIJUMPER_2_2.0mm
<Characteristic>

JCFG1



PH_3x1V_2.00mm
<Characteristic>

Table 2-17. PCI Express® Bifurcation and Lane Reversal Mapping

Bifurcation	Link Width			Config. Signals			Lanes																
	0:1:0	0:1:1	0:1:2	CFG [6]	CFG [5]	CFG [2]	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
1x16	x16	N/A	N/A	1	1	1	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
1x16 Reversed	x16	N/A	N/A	1	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
2x8	x8	x8	N/A	1	0	1	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	
2x8 Reversed	x8	x8	N/A	1	0	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	
1x8+2x4	x8	x4	x4	0	0	1	0	1	2	3	4	5	6	7	0	1	2	3	0	1	2	3	
1x8+2x4 Reversed	x8	x4	x4	0	0	0	3	2	1	0	3	2	1	0	7	6	5	4	3	2	1	0	

Notes:

1. For CFG bus further details, refer to [Section 6.4](#).
 2. Support is also provided for narrow width and use devices with lower number of lanes (that is, usage on x4 configuration), however further bifurcation is not supported.
 3. In case that more than one device is connected, the device with the highest lane count, should always be connected to the lower lanes, as follows:
 - Connect lane 0 of 1st device to lane 0.
 - Connect lane 0 of 2nd device to lane 8.
 - Connect lane 0 of 3rd device to lane 12.
- For example:
- a. When using 1x8 + 2x4, the 8 lane device must use lanes 0:7.
 - b. When using 1x4 + 1x2, the 4 lane device must use lanes 0:3, and other 2 lanes device must use lanes 8:9.
 - c. When using 1x4 + 1x2 + 1x1, 4 lane device must use lanes 0:3, two lane device must use lanes 8:9, one lane device must use lane 12.

Configuration Signals:

```
CFG[0]: Stall reset sequence after PCU
PLL lock until de-asserted:
- 1 = (Default) Normal Operation; No
stall.
```

```
- 0 = Stall.  
CFG[2]: PCI Express* Static x16 Lane  
Numbering Reversal.
```

- 1 = (Default) Normal operation
- 0 = Lane numbers reversed.

CFG[4]: eDP enable:

- 1 = Disabled.
- 0 = (Default)

```
Enabled: PCI Express* Bifurcation
```

```
- 00 = 1 x8, 2 x4 PCI Express*
- 01 = reserved
- 10 = 2 x8 PCI Express*
- 11 = (Default) 1 x16 PCI
```

Express*
CFG[7]: PEG Training:

```

- 1 = (default) PEG Train
immediately following RESET# de
assertion.
- 0 = PEG Wait for BIOS for
training.

```

Mode	Jumper Setting
PEG Train immediately following RESET# de-assertion.	1-2 Short (Default)
PEG Wait for BIOS for training.	2-3 Short

ADVANTECH

Title **22 CPU MISC/CFG**

Size	Document Number	MIC-7700
------	-----------------	-----------------

	Friday, March 03, 2017
--	------------------------

Sheet 22 of 62


A101-2

CPU VCORE/VCCSA POWER


0.55 (V) ~1.5 (V) @+VCORE

79 (A) @+VCORE




Place Caps at TOP socket edge



Place all above caps on TOP side of CPU cavity




Place all below caps on BOTTOM side near CPU socket




5.5 (A) @+V0.95_VCCIO

Place all caps inside CPU socket cavity TOP





0.25 (A) @+V1.0_VCCST_VCCPLL
0.12 (A) @+V1.0_VCCST
0.13 (A) @+V1.0_VCCPLL

Place caps at TOP socket edge




11.1 (A) @+V1.05_SA

Place all caps inside CPU socket cavity TOP




2.8 (A) @+V1.2_VDDQ

Place caps in socket edge TOP



alawn0704: check 2 type power rail difference

0.26 (A) @VCCPLL_OC



No use if not Support CPU 4+4e

Place caps in socket cavity BOTTOM/TOP

VccPLL_OC power rail is directly tied to VDDQ VR.

2.5 (A) @+V1.0_OPC

2.8 (A) @+V1.0_EOPIO

0.05 (A) @+V1.8_SB_G_OPC

+V1.8_SB_G_OPC

+V1.0_OPC

+V1.0_EOPIO

+V1.05_VCC_SENSE [12]

+V1.05_SA_VSS_SENSE [12]

alawn0704 (OK): remove +V0.95_VCCIO_SENSE


AK21 TP VCCOPC_SENSE

AJ24 TP VCCEOPIO_SENSE

AK22 TP VSS_OPC_EOPIO_SENSE

9 OF 12

close to CPU socket



LGA_1151
<Characteristic>

ADVANTECH

23_CPU VCORE/VCCSA POWER

Document Number MIC-7700

Friday, February 10, 2017

Sheet 23 of 62


Rev

A101-2


CPU VCCGT/VCCGTX POWER

0.55 (V) ~ 1.5 (V) @+VCCGT
116 (A) @+VCCGT


Place caps on TOP side socket cavity



Place cap in socket edge TOP



Place caps on Backside under socket cavity



+VCCGT

CPU1H

0.55 (V) ~1.5 (V) @+VCCGTX
No use if not Support CPU 4+e


+VCCGTX

VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC

VCCGT_SENSE
VSSGT_SENSE
VCCGTX_SENSE
VSSGTX_SENSE

8 OF 12


LGA_1151
<Characteristic>



[33] PCH_2_CPU_TRIGGER >> CPU_2_PCH_TRIGGER R

TP49 1 TP_CPU_L12_R1_P_F
TP50 1 TP_CPU_K12_R1_N_F

CPU1J



10 OF 12

LGC_SPARE2 R7795 NL/0 0402 5% 1/16W >> DRAMRST# CPU [26,27,30]

CPU_2_PCH_TRIGGER_R R7796 20
0402 1% 1/16W >>CPU_2_PCH_TRIGGER [33]

[17,18,19,35] +V1.2_DDR_PG >> R7797 0402 NL/1.2K 1% 1/16W CPU_LGC_SPARE1

R7798
NL/560
1%_1/16W
0402
GND

F39		+VCCGT_VCC_SENSE	[12]
F38		+VCCGT_VSS_SENSE	[12]

F37	TP_+VCCGTX_VCC_SENSE
F36	TP_+VCCGTX_VSS_SENSE

ADVANTECH

Title	24_CPU VCCGT/VCCGTx POWER
-------	---------------------------




Size	Document Number	MIC-7700
------	-----------------	-----------------

	Friday, February 10, 2017
--	---------------------------

Sheet 24 of 62

A101-2


CPU GND



ADVANTECH	
Title 25_CPU GND	
Size	Document Number MIC-7700
Date:	Friday, February 10, 2017
Rev	A101-2
Sheet	25 of 62

DDR4 SODIMM A1


5.2mm



Part_Number = 1651002908-01

鴻騰精密科技股份有限公司(Foxconn Interconnect Technology)

alawn0701(OK): change reverse part from 1651002829-01 to 1651002908-01

**ADVANTECH**

Title	26_DDR4 SODIMM A1
-------	-------------------

Size	Document Number MIC-7700
------	---------------------------------

	Friday, February 10, 2017
--	---------------------------

Date: _____ Sheet 26 of 62

A101-2


9.2mm




鴻騰精密科技股份有限公司(Foxconn Interconnect Technology)

alawn0701(OK): change reverse part from 1651002828-01 to 1651002909-01


PCH DMI/PCIE/USB/LPC




PCH PCIE/SATA/DDC




PCH HDA/SMB/MISC




PCH SPI



PCH CLOCK




PCH POWER



PCH GND/PCH Strap Option




PCH Strap Option




ADANTECH			
Title 35_VCCIOEN/VREN/POK/SYSPOK			
Size	Document Number MIC-7700		Rev A101
Date	Edits	Enhances	10 2017
	Sheet	25	of 62

Date: Friday, February 10, 2017 Sheet 36 of 62




0.1 (A) @+V3.3_DVI
+V3.3_DVI



```
alawn0704(OK): add DP function ref to PCE-5129
alawn0712(OK): 有DP function不能加choke
```




DP Downlink up to 5.4Gbps
HDMI Downlink up to 1.65Gbps(cost reduce)




H110 NL/

H110 NL/





H110 NL/



H110 NL/

```
Config1(DP.Pin13) = Cable_Adaptor Detect
Config2(DP.Pin14) = CEC (HDMI only)
```

**ADVANTECH**



Title	39 Display DP2/DVI3 PIN HEADER
-------	---------------------------------------

Size	Document Number	Rev
	MIC-7700	A101-2



Date: Friday, February 10, 2017 Sheet 39 of 62

Display VGA1/CH7517

VGA CH7517A
Uplink Support 2 Main link 1.62Gbps or 2.7Gbps
Downlink Support 1920X1200@60Hz





VGA1




LAN1 INTEL I219LM/I219V

Note : default SMBuse address
Reads : 0C9(H)
Writes : 0C8(H)





ADVANTECH			
Title			
41_LAN1 INTEL I219LM/I219V			
Size		Document Number	Rev
		MIC-7700	A101-2
Date:		Friday, February 10, 2017	Sheet 41 of 62

LAN2 INTEL I210IT



LAN LED Disable



Security Mode

```


Enable  : NO STUFF R450  *
Disable : STUFF R450
1. FLASH-LESS MODE↑support WOL from S5
2. MAYBE SPI ROM CAN NL FOR COST
3. IHWB ONLY HAS DEFAULT SETTING CODE, IF WE PURSUING BETTER
   PERFORMANCE, WE WILL NEED EXTERNAL SPI ROM
KEEP SPI TRACES SHORT FOR 70MHZ SIGNALING

```


ADVA-TECH			
Title 42_LAN2 INTEL I210IT			
Size	Document Number MIC-7700		Rev A101-2
Date:	Friday, February 10, 2017	Sheet 42 of 62	

CONN LAN1/USB3_12


LAN1




Power for USB3_12



USB3_12




USB PORT 1/2




USB2.0 Port 1-2 USB3.0 Port 1-2

CONN_USB2_5678/USB3_5678


USB3_56




Power for USB2_56




Power for USB2_78



USB3_78





USB2.0 Port 5,6,7,8
USB3.0 Port 5,6,7,8 Co-Lay




CONN MINIPCI1(USIM)

MINIPCI1

Design note
+3.3Vaux: 3.3V/ 2.75A
+1.5V: 1.5V/ 0.5A



Pin	mini-pcie 1.1	mini-pcie 1.2	mSATA
2	3.3V	3.3Vaux	3.3V
24	3.3Vaux	3.3Vaux	3.3V
39	Reserved*	3.3Vaux	3.3V
41	Reserved*	3.3Vaux	3.3V
52	3.3V	3.3Vaux	3.3V
Spec.	Mini PCIe 1.1	Mini PCIe 1.2	mSATA
Pin43	Reserved (H)	GND (L)	NC (H)
Pin51	Reserved (H)	Reserved (H)	Presence Detection (GND→L)




+V3.3_MINI11


Pin43	SLP_S3#	Power
L	L	3.3V
L	H	3.3V
H	L	0V
H	H	3.3V

Pin43 | SLP_S3# = Power

alawn0704 (OK): 用一顆MOS來取代OR閘



+V1.5_MINIPCI1




$$VOUT = 0.8V * (1 + R1/R2)$$
$$= 0.8V * (1 + 14K/16K)$$
$$= 1.5V$$


ADVANTECH			
Title			
47_CONN MINIPCI1(USIM)			
Size	Document Number		Rev
	MIC-7700		A101-2
Date:	Friday, February 10, 2017	Sheet	47 of 62

CONN MINIPCIIE2_mSATA3(iDoor)

MiniPCIIE2_mSATA3



Pin	mini-pcie 1.1	mini-pcie 1.2	mSATA
2	3.3V	3.3Vaux	3.3V
24	3.3Vaux	3.3Vaux	3.3V
39	Reserved*	3.3Vaux	3.3V
41	Reserved*	3.3Vaux	3.3V
52	3.3V	3.3Vaux	3.3V
Spec.	Mini PCIe 1.1	Mini PCIe 1.2	mSATA
Pin43	Reserved (H)	GND (L)	NC (H)
Pin51	Reserved (H)	Reserved (H)	Presences Detection (GND->L)




+V3.3_MINI21

Power of Pin2, 39, 41, 52		
Pin43	SLP_S3#	Power
L	L	3.3V
L	H	3.3V
H	L	0V
H	H	3.3V

Pin43 | SLP_S3# = Power

alaww0704 (OK): 用一顆MOS來取代OR閥







+V3.3_MINI22

Power of Pin24		
Pin51	SLP_S3#	Power
L	L	0V
L	H	3.3V
H	L	3.3V
H	H	3.3V

Pin51 | SLP_S3# = Power


alaww0704 (OK): 用一顆MOS來取代OR閥




ADVANTECH			
Title			
48_CONN MINIPCIIE2_mSATA3(iDoor)			
Size	Document Number	Rev	
	MIC-7700	A101-2	
Date:	Friday, February 10, 2017	Sheet	48 of 62

CONN SATA0, 4, 5/CFast1


SATA0




SATA4



SATA5.



CFast



CDI:
This signal is driven by the CFast host, and shall be sampled by the CFast device.
This pin shall be shorted on a CFast device to CDO.
This signal and CDO provide a mechanism for a CFast host to detect that a CFast device has been fully inserted, and so that power can be applied safely.
The host may drive, and the device may sample, this pin to provide signaling to enable CFast Power Management Sleep state.
CDO:
This pin shall be shorted on the CFast device to CDI. It is effectively driven by CDI.

ADVANTECH			
Title			
49_CONN SATA0, 4, 5/CFast1			
Size	Document Number	Rev	
		A101-2	
Date:	Friday, February 10, 2017	Sheet	49 of 62

Audio ALC88S




IC BOM Option

	ALC892	ALC886	ALC888	ALC888S
Stuff	C1,R4	R3, R2	R1,R2,R3	C1,R4
Empty	R2, R3	C1,R4		R2, R3



A101-2.4

(default)

R1





AUDIO_JACK1


**ADVANTECH**

Title			
50_Audio ALC888S			
Size	Document Number		Rev
	MIC-7700		A101-2
Date:	Friday, February 10, 2017	Sheet	50 of 62

SIO old version 1410022361




Thermistor




POWER ON SETTING PIN

PIN	Name	0	1	Strapping Power
51	UART1_RTS#	2E	4E	3VCC
52	UART1_DTR#	24M Clock Source	48M Clock Source	3VCC
54	UART1_SOUT	GPIO to PORTB0 Disable	GPIO to PORTB0 Enable	3VCC
106	SUPLED	UART	DSM	3VSB
111	UART3_RTS#	SOURCE to 88port disable	SOURCE to 88port enable	3VCC
112	UART3_DTR#	SOURCE to 88port disable	SOURCE to 88port enable	3VCC




JCASE1 : case open pin header




			
Title			
51_SIO NCT6106D			
Size	Document Number		Rev
C	MIC-7700		A10
Date:	Friday, February 10, 2017	Sheet	51 of 62

CONN GPIO0, 1/LPC1/KBMS1


8 bit GPIO0




8 bit GPIO1



LPC1 for isolation COM module




K.B. & MOUSE




CONN COM1, 2(RS-232/422/485)

COM1




Close to COM12


COM2



Close to COM12



Close to COM12



COM1/2 SP339E	LOOP BACK	RS-232	RS-485 half duplex	RS-485/422 full duplex
Mode0	0	1	0	1
Mode1	0	0	1	1
TERM	X	X	1	1
SLEW	0	0	0	0


TERM : Enables RS-485/422 receiver termination
SLEW : SLEW = VCC enables 250kbps slew limiting in all modes

Pin	RS-232	RS-422	RS-485
1	COM1 DCD	TXD-	Data-
2	COM1 SIN#	TXD+	Data+
3	COM1 SOUT#	RXD+	NC
4	COM1 DTR	RXD-	NC
5	GND	GND	GND
6	COM1 DSR	NC	NC
7	COM1 RTS	NC	NC
8	COM1 CTS	NC	NC
9	COM1 RI	NC	NC
10	GND_F	GND_F	GND_F
11	GND_F	GND_F	GND_F


ADVANTECH

Title	53_CONN COM1, 2(RS-232/422/485)		
Size	Document Number	MIC-7700	Rev A101-2
Date:	Friday, February 10, 2017	Sheet 53 of 62	


COM3





Close to COM34




COM4




Close to COM34



Close to COM34




Ring ON


**ADVANTECH**

Title			
54_CONN COM3, 4(RS-232)/RING ON			
Size	Document Number		Rev
	MIC-7700		A101-2
Date:	Friday, February 10, 2017	Sheet	54 of 62

COM5




COM6




Title				55_CONN COM5, 6(RS-232)			
Size	Document Number					Rev	
	MIC-7700					A101-2	
Date:	Friday, February 10, 2017			Sheet	55	of	62

SPI/Security/LED



Serial Flash



Secirity ROM 2 Kb



LED




ADVANTECH			
Title			
56_SPI/Security/LED			
Size		Document Number	Rev
		MIC-7700	A101-2
Date:		Friday, March 03, 2017	Sheet 56 of 62


Date: Friday, February 10, 2017 Sheet 57 of 62

JFP1/JWDT1_JOBS1/SP1



BUZZER





JWDT1_JOBS1



JWDT1 JOBS1




JFP1



ADVANTECH

Title		
58_JFP1/JWDT1_JOBS1/SP1		
Size	Document Number	Rev
	MIC-7700	A101-2
Date:	Friday, February 10, 2017	Sheet 58 of 62

CONN EXPANSION Module
EXPANSION CONN




OTG Table

PCI-E x16 / x8 / x4 Configuration Table

From BP			To CPU1		
CFG0	CFG1	CFG2	H_CFG6	H_CFG5	PEG
1	---	---	1	1	1 x16
0	1	1	1	0	2 x8
0	1	0	0	0	1 x8/2 x4
0	0	0	0	1	4 x4(Reserved)

From BP		To PCH1	
CFG3		PCI-E 5-8 Config	
1		1 x4	
0		4 x1	



ADVANTECH

59_CONN EXPANSION Module

MIC-7700

Rev A101-2

Friday, February 10, 2017

Sheet 59 of 62

CONN B/B LAN Module

H110 NL/

alawn0717(OK): need to check pin define

[11,57] SPS_PS_ON#
[30,41,42,47,48,59] PCIE_WAKE#
[36,41,42] PLTRST_LAN#

[28] USB2_PCH_DP13
[28] USB2_PCH_DN13

[29] PCIE_PCH_TXP11
[29] PCIE_PCH_TXN11

[29] PCIE_PCH_TXP12
[29] PCIE_PCH_TXN12

[29] PCIE_PCH_TXP19
[29] PCIE_PCH_TXN19

[29] PCIE_PCH_TXP20
[29] PCIE_PCH_TXN20

+V3.3_SB
+V12_SB

+V3.3_SB
+V5_SB
+V12_SB

+V5_SB
+V12_SB

C7787 100nF 10%_16V 0402
C299 100nF 10%_16V 0402
C7784 100nF 10%_50V 0603
C7785 100nF 10%_50V 0603

C7786 100nF 10%_16V 0402
C303 100nF 10%_16V 0402

BB_50X2V_S0.8mm

ADANTECH
Title 60_CONN B/B LAN Module
Size Document Number MIC-7700
Date: Friday, February 10, 2017 Sheet 60 of 62 Rev A101-2

B/B 10G LAN Conn.		
100	GND	PRST#
98	SFP0_KR_TX1_N	I2C_SCL0
96	SFP0_KR_TX1_P	I2C_SDA0
94	GND	GND
92	SFP0_KR_RX1_P	I2C_SCL1
90	SFP0_KR_RX1_N	I2C_SDA1
88	GND	GND
86	SFP0_KR_RX0_P	SEL_I2C
84	SFP0_KR_RX0_N	MDC0_SPEED
82	GND	MDIO0_STAT_ACTVT
80	SFP0_KR_TX0_P	MDIO_DIR_CTL0
78	SFP0_KR_TX0_N	MDC1_SPEED
76	GND	MDIO1_STAT_ACTVT
74	LAN_SDP0_INT#	MDIO_DIR_CTL1
72	LAN_SDP1_INT#	SPI_CS_L
70	SPI_DO	SPI_CLK
68	SPI_DI	GND
66	PS_ON#	SMDAT
64	WAKE#	SMCLK
62	PERST#	SMALT#
60	GND	GND
58	USB 2.0+	REFCLK0+
56	USB 2.0-	REFCLK0-
54	GND	GND
52	PCIE_TX1_P	PCIE_RX1_P
50	PCIE_TX1_N	PCIE_RX1_N
48	GND	GND
46	PCIE_TX2_P	PCIE_RX2_P
44	PCIE_TX2_N	PCIE_RX2_N
42	GND	GND
40	PCIE_TX3_P	PCIE_RX3_P
38	PCIE_TX3_N	PCIE_RX3_N
36	GND	GND
34	PCIE_TX4_P	PCIE_RX4_P
32	PCIE_TX4_N	PCIE_RX4_N
30	GND	GND
28	+3.3VSB	+3.3VSB
26	+3.3VSB	+3.3VSB
24	+3.3VSB	+3.3VSB
22	GND	GND
20	GND	GND
18	+5VSB	+5VSB
16	+5VSB	+5VSB
14	+5VSB	+5VSB
12	GND	GND
10	GND	GND
8	GND	GND
6	+12V_SB	+12V_SB
4	+12V_SB	+12V_SB
2	+12V_SB	+12V_SB
1	GND	GND

B/B 10G LAN Conn.		
100	GND	PRSNT#
98	SFP0_KR_TX1_N	I2C_SCL0
96	SFP0_KR_TX1_P	I2C_SDA0
94	GND	GND
92	SFP0_KR_RX1_P	I2C_SCL1
90	SFP0_KR_RX1_N	I2C_SDA1
88	GND	GND
86	SFP0_KR_RX0_P	SEL_I2C
84	SFP0_KR_RX0_N	MDIO_SPEED
82	GND	MDIO0_STAT_ACTVT
80	SFP0_KR_TX0_P	MDIO_DIR_CTL0
78	SFP0_KR_TX0_N	MDC1_SPEED
76	GND	MDIO1_STAT_ACTVT
74	LAN_SDP0_INT#	MDIO_DIR_CTL1
72	LAN_SDP1_INT#	SPL_CS_L
70	SPL_DO	SPL_CLK
68	SPL_DI	GND
66	PS_ON#	SMDAT
64	WAKE#	SMCLK
62	PERST#	SMALT#
60	GND	GND
58	USB 2.0+	REFCLK0+
56	USB 2.0-	REFCLK0-
54	GND	GND
52	PCie TX1_P	PCie RX1_P
50	PCie TX1_N	PCie RX1_N
48	GND	GND
46	PCie TX2_P	PCie RX2_P
44	PCie TX2_N	PCie RX2_N
42	GND	GND
40	PCie TX3_P	PCie RX3_P
38	PCie TX3_N	PCie RX3_N
36	GND	GND
34	PCie TX4_P	PCie RX4_P
32	PCie TX4_P	PCie RX4_N
30	GND	GND
28	+3.3VSB	+3.3VSB
26	+3.3VSB	+3.3VSB
24	+3.3VSB	+3.3VSB
22	GND	GND
20	GND	GND
18	+5VSB	+5VSB
16	+5VSB	+5VSB
14	+5VSB	+5VSB
12	GND	GND
10	GND	GND
8	GND	GND
6	+12V_SB	+12V_SB
4	+12V_SB	+12V_SB
2	+12V_SB	+12V_SB

ADVANTECH

Title	60 CONN B/B LAN Module
-------	------------------------

Size	Document Number
------	-----------------

MIC-7700


Rev	
A101-2	

Date: Friday, February 10, 2017



Sheet 60 of 62

Other BOM




Board CPU Side



For CPU thermal module CPU side



IO side



ADANTECH

Title 61_Other BOM

Size Document Number MIC-7700

Date: Friday, February 10, 2017 Sheet 61 of 62 Rev A101-2

History

MIC-7700H		MIC-7700Q				
MIC-7700	ECOP-116297	ECOP-116298	A101-1	PCB: 19A1770000-01 (8 Layer)	RD: Alawn.Lee	2016/6/14
MIC-7700	ECOP-117790	ECOP-117791	A101-1	PCB: 19A1770000-01 (8 Layer)	RD: Alawn.Lee	2016/6/14
MIC-7700	ECOP-119755	ECOP-119756	A101-2	PCB: 19A1770001-01 (8 Layer)	RD: Alawn.lee	2016/11/18
1. BOM: Remove R696, -->GPIO_PORT80_SEL floating						
2. Sch: Remove B183,C7357,Add R8601, C7842 -->For On off solution						
3. BOM: C7338 need to change to 15pF -->crystal matching change to 15pF						
4. BOM: ALC892 change to ALC888S -->PM Spec change						
5. Sch: Reserve R8602, PANSWIN_D# connect to D64 , D89 change to 1300000163 -->Protect D89 for ESD						
6. BOM: Remove R1861, Stuff R1864 -->Remove VGA dummy load						
7. Sch: H2, H3, H4 part number change to 0010000033, H18 part number change to 0020200094 -->ME modify screw size						
8. BOM: Remove R1725, R1726, R1727, R1751, R8571, R8570, R8569, R8568 -->DVI, HDMI eye diagram fail						
9. BOM: PR100 change to 215k ohm -->+V1.0_SB Ripple Fail						
10. BOM: PCB Part Number change to 19A1770001-01 -->PCB Part Number update						
11. Sch: LAN2 disable function follow MIC-7900 A101-4 -->LAN2 disable function						
12. BOM: U115 are changed from 1410020979-11 to 1410024453-01, R8081, R8082 change to 10k -->Due to 1410020979-11 phase out.						
13. Sch: Add R8606~R8613 -->For +V1.0_SB Dummy load						
14. Sch: +V1.2_VGA LDO Change APL5912KAC-TRL, Add R8618~R8621, Reverse C7851, C7852, Add C7855~C7861, C555 change 1nF -->try to fix VGA ripple						
15. BOM: H110 SKU do not need DP2 function -->Cost Down						
MIC-7700	ECOP-120859	ECOP-120860	A101-2	PCB: 19A1770001-01 (8 Layer)	RD: Alawn.lee	2017/2/6
16. BOM: H110 SKU Stuff R8533 -->H110 SKU DP2_OC# need to Pull High						
17. BOM: PR100 change to 210k ohm -->+V1.0_SB Ripple Fail						
18. BOM: 1100006542-01 change to 1100006542-05						
, 1100006644-01 change to 1100006644-05 -->Different Package						
19. BOM: C7337 change to 18pF -->XTAL32.768K_PCH_RTCX1 cannot meet the specification.						
20. BOM: H110 SKU LAN2 change to i210IT -->temperature over spec						
21. BOM: U120 change to 1420041027 -->add Vcore FW code						
22. BOM: Add IMG-115 -->For LAN2 i210 Image						
23. BOM: USB3_5678 change to 1654010908-02 -->Phase out						
MIC-7700	ECOP-121317	ECOP-121318	A101-2	PCB: 19A1770001-01 (8 Layer)	RD: Alawn.lee	2017/3/3
24. BOM: JCFG(1-2)1 Part Reference change to JCFG1(1-2)1 -->Follow naming rule						
25. BOM: Add BIOS Part Number -->Add BIOS Part Number						