

AIIS-5410P Schematic

Version:	A101-4	PCB P/N:	19A1541003-01	Update Date:	2016/1/25
<div><div><div>01_Index</div><div>02_Block Diagram</div><div>03_Panel outline</div><div>04_Power Delivery Map</div><div>05_Power On Sequence</div><div>06_Clocks Distribution</div><div>07_PWR 12VSB/POE</div><div>08_PWR_POE Controller</div><div>09_PWR 12V/5V(SB)/3V(SB)</div><div>10_PWR CPU_Controller</div><div>11_PWR +VCORE_Phase1-3</div><div>12_PWR +VCCGT_Phase1-2</div><div>13_PWR +VCCSA</div><div>14_PWR DDR4 +V2.5_VPP</div><div>15_PWR DDR4 +V1.2_DDR/+V0.6_VT</div><div>16_PWR +V1.0_DUAL/+V0.95_VCCIO</div><div>17_PWR VCCST/+V1.5_MINIPCI</div><div>18_SKYLAKE-H DDI/eDP</div><div>19_SKYLAKE-H Memory</div><div>20_SKYLAKE-H PCIE/DMI</div><div>21_SKYLAKE-H CFG/JTAG</div><div>22_SKYLAKE-H VCORE PWR</div><div>23_SKYLAKE-H VCCSA PWR</div><div>24_SKYLAKE-H VCCGT PWR</div><div>25_SKYLAKE-H GND</div><div>26_DDR4 SODIMM A1</div><div>27_DDR4 SODIMM B1</div><div>28_PCH DMI/PCIE/USB/LPC</div><div>29_PCH PCIE/SATA/DDC</div><div>30_PCH HDA/SMB/MISC</div><div>31_PCH SPI</div><div>32_PCH CLOCK</div><div>33_PCH POWER</div><div>34_PCH GND/PCH Strap Option</div><div>35_PWROK/SYSPWROK/VCORE_EN</div></div><div><div>36_SIO NCT6106D</div><div>37_EXPCIEX8 Slot</div><div>38_CONN_SATA1&2 / CFast]</div><div>39_MINI-PCIE1/mSATA3</div><div>40_PWRLED/GPIO/SPI/G-SENSOR</div><div>41_LAN1 NIC I210AT</div><div>42_LAN2 NIC I210AT</div><div>43_POE_LAN1 NIC I210AT</div><div>44_POE_LAN2 NIC I210AT</div><div>45_POE_LAN3 NIC I210AT</div><div>46_POE_LAN4 NIC I210AT</div><div>47_POE_LAN TRANSFORMER</div><div>48_CONN_POE_LAN1234</div><div>49_CONN_USB3.0/LAN1</div><div>50_CONN_USB3.0/LAN2</div><div>51_CONN_USB3.0 X4</div><div>52_CONN_USB2.0</div><div>53_CONN_DVI/Level Shifter/VGA</div><div>54_VGA_CH7517A</div><div>55_Audio ALC892</div><div>56_COM1/COM2 (RS-232/422/485)</div><div>57_KB&MS/Buzzer/Front Panel</div><div>58_Reset Logic/LPC</div><div>59_Discharge_AT/ATX Mode</div><div>60_Other BOM</div><div>61_History</div></div></div>					

AIIS-5410P Block Diagram






Figure 3-1. HSIO Muxing on SKL PCH-H

PCIe #20	SATA #7 (Server Only)	X4	X2
PCIe #19	SATA #6 (Server Only)	X4	X2
PCIe #18	SATA #5	X4	X2
PCIe #17	SATA #4	X4	X2
PCIe #16	SATA #3	X4	X2
PCIe #15	SATA #2	X4	X2
PCIe #14	SATA #1	X4	X2
PCIe #13	SATA #0	X4	X2
PCIe #12	GbE	X4	X2
PCIe #11	GbE	X4	X2
PCIe #10	SATA #1	X4	X2
PCIe #9	SATA #0	X4	X2
PCIe #8	GbE	X4	X2
PCIe #7	GbE	X4	X2
PCIe #6	GbE	X4	X2
PCIe #5	GbE	X4	X2
USB3 #10	PCIe #4	X4	X2
USB3 #9	PCIe #3	X4	X2
USB3 #8	PCIe #2	X4	X2
USB3 #7	PCIe #1	X4	X2
USB3 #6		X4	X2
USB3 #5		X4	X2
USB3 #4		X4	X2
USB3 #3		X4	X2
USB3 #2		X4	X2
USB3 #1	(Capable of OTG)	X4	X2

- Disable QM170
- Disable QM170
- Disable QM170
- Disable QM170
- MiniPCIe1_mSATA3 CFast
- SATA2 (Internal HDD)
- SATA1 (Internal HDD)
- POE_I210
- POE_I210
- POE_I210
- POE_I210
- I210
- I210
- USB3.0 Rear IO
- USB3.0 Rear IO
- USB3.0 Rear IO
- USB3.0 Rear IO
- USB3.0 Rear IO
- USB3.0 Rear IO
- USB3.0 Rear IO


AIIS-5410P System & Rear I/O

wayne1105: update picture



ADVANTECH			
Title			
03_Panel outline			
Size			
Document Number			
AIIS-5410P			
Date:			
Friday, February 26, 2016			
Sheet			
3 of 61			
Rev			
A101-4			

Power Delivery Map



Skylake BGA1440 42e 45W		
+VCC_CPU: VCC		68A
+VGT_CPU: VccGT		55A
+VGTU_CPU: VccGTX		NA
+VSA_CPU: VccSA		11.1A
+V0.95_VCCIO: VccIO		5.5A
+V1.0S_VCCST: VccST		0.12A
+V1.0S_VCCST: VccPLL		0.145A
+V1.0S_VCCSTG: VccSTG		0.12A
+V1.2S_VCCPLL: VccPLL_OC		0.5A
+V1.2DDR: VDDQ		2.8A
+V1.05_OPC: VccOPC		NA
+V1.8S: VccOPC_1P8		NA
+V1.1_0.85_EOPIO: VccEOPIO		NA


DDR4 SO-UDIMM x2	
+V1.2DDR: VDDQ	4.6A*
+V2.5_VPP: VPP	*2A
+V0.6_VTT: VTT	*1A

PCH		
VCCPRIM_1p0		2.899A
VCCCLK1		0.021A
VCCCLK2		0.137A
VCCCLK3		0.05A
VCCCLK4		0.024A
VCCCLK5		0.006A
VCCMPHY_1p0		2.698A
VCCHDAPLL_1p0		0.033A
VCCAMPHYPLL_1p0		0.08A
VCCAPLLEBB_1p0		0.03A
VCCMIPIPLL_1p0		0.03A
VCCUSB2PLL_1p0		0.012A
+V1.0DUAL		6.02A
VCCPGPPA		0.082A
VCCPGPPBCH		0.229A
VCCPGPPD		0.078A
VCCPGPPEF		0.114A
VCCPGPPG		0.065A
VCCSPI		0.029A
VCCATS		0.07A
VCCHDA		0.06A
VCCPRIM_3p3		0.117A
VCCDSW_3p3		0.195A
VCCRTCPRIM_3p3		0.001A
VCCRTC		0.001A
+V3.3A		1.059A

Power On Sequence




Clock Distribution




PWR +V_DCIN/+V12_SB/+V5_SB/+V3.3_SB

Power board 端有PU 7.5V
Power board 端有PU 7.5V




x4 PCIe Connector B			
AB01	PWROK	DCIN_IMON	AA0
AB02	DCIN_PG	GND	AA0
AB03	GND	GND	AA0
AB04	GND	GND	AA0
AB05	GND	GND	AA0
AB06	GND	GND	AA0
AB07	+12V_SB	+12V_SB	AA0
AB08	+12V_SB	+12V_SB	AA0
AB09	+12V_SB	+12V_SB	AA0
AB10	+12V_SB	+12V_SB	AA1
AB11	+12V_SB	+12V_SB	AA1
Mechanical Key			
AB12	+12V_SB	+12V_SB	AA1
AB13	+12V_SB	+12V_SB	AA1
AB14	+12V_SB	+12V_SB	AA1
AB15	+12V_SB	+12V_SB	AA1
AB16	GND	GND	AA1
AB17	GND	GND	AA1
AB18	GND	GND	AA1
AB19	GND	GND	AA1
AB20	GND	GND	AA2
AB21	GND	GND	AA2
AB22	GND	GND	AA2
AB23	GND	GND	AA2
AB24	GND	GND	AA2
AB25	GND	GND	AA2
AB26	+V_DCIN	GND	AA2
AB27	+V_DCIN	+V_DCIN	AA2
AB28	+V_DCIN	+V_DCIN	AA2
AB29	+V_DCIN	+V_DCIN	AA2
AB30	+V_DCIN	+V_DCIN	AA3
AB31	+V_DCIN	+V_DCIN	AA3
AB32	+V_DCIN	+V_DCIN	AA3






POE PWR
9V~36V-> 48V



POE CONTROLLER (PSE)




+V12/+V5_SB/+V3.3_SB


$$\begin{aligned} V_{trip} &= ((R_{trip1} \times 10\mu A)/9) \cdot 24 \\ &= ((51.1K \times 10\mu A)/9) \cdot 24 \\ &= 32.7mV \\ OCP &= V_{trip} / R_{ds(on)} + [1 / (2 \times L \times F)] \times \{ [(V_{in} - V_{out}) \cdot V_{out}] / V_{in} \} \\ &= 32.7mV / 2.1m\Omega + [1 / (2 \times 2.2\mu H \times 300K)] \times \{ [(12-5)^2] \cdot 5 \} / 12 \\ &= 17.8A \end{aligned}$$

$$\begin{aligned} V_{trip} &= ((R_{trip}2 \times 10uA)^9)/24 \\ &= ((46.4K \times 10uA)^9)/24 \\ &= 27.55mV \\ OCP &= V_{trip} / R_{ds(on)} + [(1/2 \times L \times F) \times \{((V_{in} - V_{out}) \times V_{out}) / V_{in}\} \\ &= 27.55mV + 1.2mohm + [(1/2 \times 1.5uH \times 375K) \times \{((12-3.3) \times 3.3) / 12\}] \\ &= 15.24 \\ L &= [3/(I_{out(f)} \times \{((V_{in(max)} - V_{out}) \times V_{out}) / V_{in(max)}\}) \\ &= 3/(16A \times 375K \times \{((12-3.3) \times 3.3) / 12\}) \\ &= 1.2uH \end{aligned}$$




+V3.3_SB
11.35A
OCP:15.24A

TONSEL	SWITCHING FREQUENCY	
	CH1	CH2
GND	200KHz	250KHz
VREF	245KHz	305KHz
VREG3	300KHz	375KHz
VREG5	365KHz	460KHz

Default




+VCORE I_{max}=68A
+VCCSA I_{max}=11.1A
+VCCGT I_{max}=55A

[illegible]


PWR [VCore_Phase1-3]

+VCore Iomax=68A




PWR [+VCCGT_Phase1-2]

+VCCGT Iomax=55A




PWR [VSA_Phase1]


+V1.05_SA Iomax=11.1A




PWR [DDR_VPP CH-AB]




+V0.95_VCCIO




+V1.0_DUAL




PWR [CPU_VCCPLL_OC]



PWR [CPU_VCCST_VCCPLL]




+V1.5_MINIPICIE




$$\begin{aligned} V_{OUT} &= 0.8V \cdot (1 + R1/R2) \\ &= 0.8V \cdot (1 + 14K/16K) \\ &= 1.5V \end{aligned}$$

ADVANTECH			
File			
17_PWR VCCST/+V1.5_MINIPICIE			
Size	Document Number	Rev	
AHS-5410P		R101-4	
Date	Friday, February 26, 2016	Sheet	17 of 61

Skylake-H DDI/eDP



Skylake-H Memory



For Skylake-H DDR4/-RS SODIMM,
DDR0_VREF_DQ is Not connected.

Skylake-H PCIE/DMI




Table 2-17. PCI Express* Bifurcation and Lane Reversal Mapping

Bifurcation	Link Width			Config. Signals			Lanes															
	0:1:0	0:1:1	0:1:2	CFG [6]	CFG [5]	CFG [2]	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1x16	x16	N/A	N/A	1	1	1	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1x16 Reversed	x16	N/A	N/A	1	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
2x8	x8	x8	N/A	1	0	1	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
2x8 Reversed	x8	x8	N/A	1	0	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
1x8+2x4	x8	x4	x4	0	0	1	0	1	2	3	4	5	6	7	0	1	2	3	0	1	2	3
1x8+2x4 Reversed	x8	x4	x4	0	0	0	3	2	1	0	3	2	1	0	7	6	5	4	3	2	1	0

Notes:







- For CFG bus further details, refer to [Section 6.4](#).
- Support is also provided for narrow width and use devices with lower number of lanes (that is, usage on x4 configuration), however further bifurcation is not supported.
- In case that more than one device is connected, the device with the highest lane count, should always be connected to the lower lanes, as follows:
 - Connect lane 0 of 1st device to lane 0.
 - Connect lane 0 of 2nd device to lane 8.
 - Connect lane 0 of 3rd device to lane 12.

For example:

- When using 1x8 + 2x4, the 8 lane device must use lanes 0:7.
- When using 1x4 + 1x2, the 4 lane device must use lanes 0:3, and other 2 lanes device must use lanes 8:9.
- When using 1x4 + 1x2 + 1x1, 4 lane device must use lanes 0:3, two lane device must use lanes 8:9, one lane device must use lane 12.

Skylake-H CFG

+V1.0_VCCST_VCCPLL



Mode	Jumper Setting
PEG Train immediately following RESET# de assertion.	1-2 Short (Default)
PEG Wait for BIOS for training.	2-3 Short

wayne0413: 保留 jumper-OK

Configuration Signals:


CFG[0]: Stall reset sequence after PCU PLL lock until de-asserted;
- 1 = (Default) Normal Operation;No stall.
- 0 = Stall.

CFG[2]: PCI Express* Static x16 Lane Numbering Reversal.
- 1 = (Default) Normal operation
- 0 = Lane numbers reversed.

CFG[4]: eDP enable;
- 1 = Disabled.
- 0 = (Default) Enabled.

CFG[6:5]: PCI Express* Bifurcation
- 00 = 1 x8, 2 x4 PCI Express*
- 01 = reserved
- 10 = 2 x8 PCI Express*
- 11 = (Default) 1 x16 PCI Express*

CFG[7]: PEG Training;
- 1 = (default) PEG Train immediately following RESET# de assertion.
- 0 = PEG Wait for BIOS for training.



ADVANTECH

Title 21_SKYLAKE-H CFG/JTAG

Size Document Number AIS-5410P



Date Friday, February 26, 2016

Sheet 21 of 61

Rev A101-4


Skylake-H VCORE

wayne0413: change follow CRB cap. qty.--OK




Skylake-H VCCSA

wayne0413: change follow CRB cap. qty.--OK



Skylake-H VCCGT




Skylake-H GND

CPU1F		
INTEL_SKYLAKE-H_I7-6822EQ		
<Characteristic>		
Y36	VSS_1	VSS_78
Y37	VSS_2	J36
Y14	VSS_3	J33
Y13	VSS_4	J32
Y11	VSS_5	J25
Y10	VSS_6	J22
Y9	VSS_7	J19
Y8	VSS_8	J10
Y7	VSS_9	J7
W34	VSS_10	J4
W33	VSS_11	H35
W12	VSS_12	H32
W5	VSS_13	H25
W4	VSS_14	H22
W3	VSS_15	H18
W2	VSS_16	H12
W1	VSS_17	H11
V30	VSS_18	G28
V29	VSS_19	G26
V12	VSS_20	G24
V6	VSS_21	G23
U38	VSS_22	G22
U37	VSS_23	G20
U6	VSS_24	G18
U34	VSS_25	G16
T33	VSS_26	G14
T14	VSS_27	G12
T13	VSS_28	G10
T12	VSS_29	G9
T11	VSS_30	G8
T10	VSS_31	G6
T9	VSS_32	G5
T8	VSS_33	G4
T7	VSS_34	F36
T5	VSS_35	F31
T4	VSS_36	F29
T3	VSS_37	F27
T2	VSS_38	F26
T1	VSS_39	F23
R30	VSS_40	F21
R29	VSS_41	F19
R12	VSS_42	F17
P38	VSS_43	F15
P37	VSS_44	F13
P12	VSS_45	F11
P6	VSS_46	F9
N34	VSS_47	F8
N33	VSS_48	F5
N12	VSS_49	F4
N11	VSS_50	F3
N10	VSS_51	F2
N9	VSS_52	E38
N8	VSS_53	E35
N7	VSS_54	E34
N6	VSS_55	E3
N5	VSS_56	E4
N4	VSS_57	D33
N3	VSS_58	D30
N2	VSS_59	D28
N1	VSS_60	D25
M14	VSS_61	D24
M13	VSS_62	D22
M12	VSS_63	D20
M6	VSS_64	D18
L34	VSS_65	D16
L33	VSS_66	D14
L30	VSS_67	D12
L29	VSS_68	D10
K38	VSS_69	D9
K11	VSS_70	D6
K10	VSS_71	D3
K9	VSS_72	C37
K8	VSS_73	C31
K7	VSS_74	C29
K6	VSS_75	C27
K4	VSS_76	VSS_153
K3	VSS_77	
K2	VSS_78	
NCTFVSS_1		
D38		
6 OF 14		


CPU1L		
INTEL_SKYLAKE-H_I7-6822EQ		
<Characteristic>		
C17	VSS_160	VSS_156
C13	VSS_162	VSS_157
C9	VSS_164	VSS_158
BT32	VSS_167	VSS_159
BT26	VSS_168	VSS_161
BT24	VSS_169	VSS_163
BT21	VSS_170	VSS_165
BT18	VSS_171	VSS_166
BT14	VSS_172	VSS_218
BT12	VSS_173	VSS_217
BT8	VSS_174	BM18
BT5	VSS_175	VSS_220
BR36	VSS_176	VSS_223
BR34	VSS_177	VSS_225
BR29	VSS_178	VSS_226
BR28	VSS_179	VSS_228
BR24	VSS_180	VSS_229
BR21	VSS_181	VSS_231
BR18	VSS_182	VSS_232
BR14	VSS_183	VSS_234
BR12	VSS_184	VSS_235
BR7	VSS_185	VSS_237
BP34	VSS_186	VSS_238
BP33	VSS_187	VSS_241
BP29	VSS_188	VSS_242
BP26	VSS_189	VSS_245
BP24	VSS_190	VSS_246
BP21	VSS_191	VSS_249
BP18	VSS_192	VSS_250
BP14	VSS_193	VSS_253
BP12	VSS_194	VSS_254
BP7	VSS_195	VSS_257
BN34	VSS_196	VSS_258
BN31	VSS_197	VSS_261
BN30	VSS_198	VSS_262
BN29	VSS_199	VSS_265
BN24	VSS_200	VSS_266
BN21	VSS_201	VSS_269
BN20	VSS_202	VSS_270
BN19	VSS_203	VSS_273
BN18	VSS_204	VSS_277
BN14	VSS_205	VSS_278
BN12	VSS_206	VSS_283
BN9	VSS_207	VSS_284
BN7	VSS_208	VSS_285
BN4	VSS_209	VSS_286
BN2	VSS_210	VSS_288
BM38	VSS_211	VSS_289
BM35	VSS_212	VSS_290
BM27	VSS_213	VSS_291
BM27	VSS_214	VSS_292
BM26	VSS_215	VSS_293
BM23	VSS_216	VSS_294
BM21	VSS_217	VSS_296
BM19	VSS_218	VSS_297
BM12	VSS_219	VSS_298
BM9	VSS_220	VSS_300
BM5	VSS_221	VSS_301
BM2	VSS_222	
BL29	VSS_223	
BK29	VSS_224	
BK15	VSS_225	
BK14	VSS_226	
D18	VSS_227	
D16	VSS_228	
D14	VSS_229	
D12	VSS_230	
D10	VSS_231	
D9	VSS_232	
D6	VSS_233	
D3	VSS_234	
C37	VSS_235	
C31	VSS_236	
C29	VSS_237	
C27	VSS_238	
D38	VSS_239	
NCTFVSS_2		
NCTFVSS_3		
NCTFVSS_4		
NCTFVSS_5		
NCTFVSS_6		
NCTFVSS_7		
12 OF 14		

CPU1M		
INTEL_SKYLAKE-H_I7-6822EQ		
<Characteristic>		
B44	VSS_302	VSS_380
BB3	VSS_303	VSS_381
BB2	VSS_304	VSS_382
BB1	VSS_305	VSS_383
BA38	VSS_306	VSS_384
BA37	VSS_307	VSS_385
BA12	VSS_308	VSS_386
BA11	VSS_309	VSS_387
BA10	VSS_310	VSS_388
BA9	VSS_311	VSS_389
BA8	VSS_312	VSS_390
BA7	VSS_313	VSS_391
BA6	VSS_314	VSS_392
B9	VSS_315	VSS_393
AY34	VSS_316	VSS_394
AY33	VSS_317	VSS_395
AY14	VSS_318	VSS_396
AY12	VSS_319	VSS_397
AW30	VSS_320	VSS_398
AW29	VSS_321	VSS_399
AW12	VSS_322	VSS_400
AW5	VSS_323	VSS_401
AW4	VSS_324	VSS_402
AW3	VSS_325	VSS_403
AW2	VSS_326	VSS_404
AW1	VSS_327	VSS_405
AV38	VSS_328	VSS_406
AV37	VSS_329	VSS_407
ALB4	VSS_330	VSS_408
AU33	VSS_331	VSS_409
AU12	VSS_332	VSS_410
AU11	VSS_333	VSS_411
AU10	VSS_334	VSS_412
AU9	VSS_335	VSS_413
AU8	VSS_336	VSS_414
AU7	VSS_337	VSS_415
AU6	VSS_338	VSS_416
AT30	VSS_339	VSS_417
AT29	VSS_340	VSS_418
AT6	VSS_341	VSS_419
AR38	VSS_342	VSS_420
AR37	VSS_343	VSS_421
AR14	VSS_344	VSS_422
AR13	VSS_345	VSS_423
AR5	VSS_346	VSS_424
AR4	VSS_347	VSS_425
AR3	VSS_348	VSS_426
AR2	VSS_349	VSS_427
AR1	VSS_350	VSS_428
AP34	VSS_351	VSS_429
AP33	VSS_352	VSS_430
AP12	VSS_353	VSS_431
AP11	VSS_354	VSS_432
AP10	VSS_355	VSS_433
AP9	VSS_356	VSS_434
AP8	VSS_357	VSS_435
AN30	VSS_358	VSS_436
AN29	VSS_359	VSS_437
AN12	VSS_360	VSS_438
AN6	VSS_361	VSS_439
AN5	VSS_362	VSS_440
AM38	VSS_363	VSS_441
AM37	VSS_364	VSS_442
AM12	VSS_365	VSS_443
AM5	VSS_366	VSS_444
AM4	VSS_367	VSS_445
AM3	VSS_368	VSS_446
AM1	VSS_369	VSS_447
AL34	VSS_370	VSS_448
AL33	VSS_371	
AL14	VSS_372	
AL12	VSS_373	
AL10	VSS_374	
AL9	VSS_375	
AL8	VSS_376	
AL7	VSS_377	
AL4	VSS_378	
	VSS_379	
13 OF 14		


DDR4 SODIMM CHB 9.2mm STD DIMM0




PCH SKL PCH-H (DMI/PCIE/USB/LPC)



PCH SKL PCH-H (PCIE/SATA/DDC)




PCH SKL PCH-H (HDA/SMB/MISC)





ADANTECH			
Title			
31_PCH SPI			
Size	Document Number		Rev
	A1IS-5410P		A101-4
Date:	Friday, February 26, 2016	Sheet	31 of 61

PCH SKL PCH-H (CLOCK)





PCH SKL PCH-H (POWER)


- 7.858 (A) @+V1.0_DUAL
- 0.844 (A) @+V3.3_DUAL
- 0.205 (A) @+V3.3_SB
- 0.007 (A) @+V3.3




PCH SKL PCH-H (GND,PCH Strap Option)









SIO-NCT6106D




EXPCIEX8 Slot



x8 PCIe Connector A			
AB01	+12V	+12V	AA
AB02	+12V	+12V	AA
AB03	+12V	+12V	AA
AB04	GND	GND	AA
AB05	GND	GND	AA
AB06	+3.3V	+3.3V	AA
AB07	+3.3V	+3.3V	AA
AB08	GND	GND	AA
AB09	PCI_PMI0	REFCLK1+	AA
AB10	WAKE#	REFCLK1-	AA
AB11	PERST#	GND	AA
Mechanical Key			
AB12	GND	SMCLK	AA
AB13	GND	SMDAT	AA
AB14	a_PeTP0	GND	AA
AB15	a_PeTN0	GND	AA
AB16	GND	a_PeRP0	AA
AB17	GND	a_PeRN0	AA
AB18	a_PeTP1	GND	AA
AB19	a_PeTN1	GND	AA
AB21	GND	a_PeRN1	AA
AB22	a_PeTP2	GND	AA
AB23	a_PeTN2	GND	AA
AB24	GND	a_PeRP2	AA
AB25	GND	a_PeRN2	AA
AB26	a_PeTP3	GND	AA
AB27	a_PeTN3	GND	AA
AB28	GND	a_PeRP3	AA
AB29	GND	a_PeRN3	AA
AB30	a_PeTP4	GND	AA
AB31	a_PeTN4	GND	AA
AB32	GND	a_PeRP4	AA
AB33	GND	a_PeRN4	AA
AB34	a_PeTP5	GND	AA
AB35	a_PeTN5	GND	AA
AB36	GND	a_PeRP5	AA
AB37	GND	a_PeRN5	AA
AB38	a_PeTP6	GND	AA
AB39	a_PeTN6	GND	AA
AB40	GND	a_PeRP6	AA
AB41	GND	a_PeRN6	AA
AB42	a_PeTP7	GND	AA
AB43	a_PeTN7	GND	AA
AB44	GND	a_PeRP7	AA
AB45	GND	a_PeRN7	AA
AB46	+3.3VS	GND	AA
AB47	+5V	+5V	AA
AB48	+5V	+5V	AA
AB49	GND	GND	AA




CFast




CDI:
This signal is driven by the CFast host, and shall be sampled by the CFast device
This pin shall be shorted on a CFast device to CDO.
This signal and CDO provide a mechanism for a CFast host to detect that a CFast device has been fully inserted, and so that power can be applied safely.
The host may drive, and the device may sample, this pin to provide signaling to enable CFast Power Management Sleep state.

CDO:
This pin shall be shorted on the CFast device to CDI. It is effectively driven by CDI.

SATA PORT-> 6Gbps



SATA Power Conn.




ADVANTECH


Title			
38_CONN_SATA1&2 / CFast			
Size	Document Number	Rev	
		A101-4	
Date:	Friday, February 26, 2016	Sheet	38 of 61

mini-PCIE1 / mSATA1


Design note
+3.3Vaux: 3.3V/ 2.75A
+1.5V: 1.5V/ 0.5A




G-Sensor




Serial Flash



PWRLED



8 bit GPIO



POE_LAN1 I210-IT Springville











Image Intel I210AT
Part_Number_Value = Non_NCSI
2080005807



1. FLASH-LESS MODE Does not support WOL from S5
2. MAYBE SPI ROM CAN NL FOR COST
3. INVM ONLY HAS DEFAULT SETTING CODE, IF WE PURSUING BETTER PERFORMANCE, WE WILL NEED EXTERNAL SPI ROM

KEEP SPI TRACES SHORT FOR 70MHZ SIGNALING

POE_LAN2 I210-IT Springville



POE_LAN2



Image Intel I210-IT
Part Number Value = 2080005807

- 1. FLASH-LESS MODE-T-support WOL from S5
- 2. MAYBE SPI ROM CAN NL FOR COST
- 3. INVM ONLY HAS DEFAULT SETTING CODE, IF WE PURSUING BETTER PERFORMANCE, WE WILL NEED EXTERNAL SPI ROM

KEEP SPI TRACES SHORT FOR 70MHZ SIGNALING

ADVANTECH


Title		44_POE_LAN2 NIC I210IT	
Size	Document Number	AIIS-5410P	Rev A101-4
Date	Friday, February 26, 2016	Sheet 44	of 61

D






KEEP SPI TRACES SHORT FOR 70MHZ SIGNALING


POE_LAN4 I210-IT Springville




[16] PLTRST_POE_LAN4#
[28] POE_PCH_TXN5
[28] POE_PCH_TXP5
[32] CLK100M_PCH_DN7
[32] CLK100M_PCH_DP7



POE_LAN4
IMG-U36
Image
Image Intel I210AT
Part_Number_Value = 2080005807
Non_NCSI







POE_LAN4_MOSI R573 33 1% 0402 POE_LAN4_MOSI R
POE_LAN4_SCLK R574 33 1% 0402 POE_LAN4_SCLK R
POE_LAN4_CS# R575 33 1% 0402 POE_LAN4_CS# R
POE_LAN4_MISO R576 33 1% 0402 POE_LAN4_MISO R




Security Mode
Enable : NO STUFF R578 *
Disable : STUFF R578

- 1. FLASH-LESS MODE/F-support WOL from SS
- 2. MAYBE SPI ROM CAN NL FOR COST
- 3. INVM ONLY HAS DEFAULT SETTING CODE, IF WE PURSUING BETTER PERFORMANCE, WE WILL NEED EXTERNAL SPI ROM

KEEP SPI TRACES SHORT FOR 70MHZ SIGNALING



0.025mA
+V3.3_POE_LAN4




ADVANTECH


Title			46_POE_LAN4 NIC I210IT
Size	Document Number	AII5-5410P	
Date:	Friday, February 26, 2016	Sheet	46 of 61

POE_LAN TRANSFORMER

LAN2




LAN4




POE SKU	Stuff	Empty
NON-POE		R1167-R1174 and C676,C681,C679,C684,C694,C697,C692,C700 change to 0 ohm
Support POE	R1167-R1174 C676,C681,C679,C684,C694,C697,C692,C700	

LAN1



LAN3






ADVANTECH

Title: 47_POE_LAN TRANSFORMER


Size: Document Number: A11S-5410P

Date: Friday, February 26, 2016 Sheet: 47 of 61

POE_LAN1234 CONN



i210AT
Active Low
LED0: 100
LED1: Link/Activity
LED2: 1000




Giga LAN connector Left Side : Green/Orange LED	
Status	Display
10Mbps	Always turn off
100Mbps	Orange
1000Mbps	Green

ADVANTECH	
Title 48_CONN_POE_LAN1234	
Size	Document Number
AIIS-5410P	
Date:	Friday, February 26, 2016
Sheet	48 of 61
Rev	A101-4

LAN1

A101-2: add lpf for return loss




Giga LAN connector Left Side : Green/Orange LED	
Status	Display
10Mbps	Always turn off
100Mbps	Orange
1000Mbps	Green


Right Side : Green LED	
Status	Display
Link status	Always turn on without transmitting/receiving data
Activity status	Flash



USB POWER




CM CHOKE



Close to Connector


ESD Protection Arrays



Close to Connector


Close to Connector

ESD Protection Arrays




Close to Connector

Close to Connector




Close to Connector

USB PORT 1/2



Part_Number = 1652005680-11

USB2.0 Port 1-2
USB3.0 Port 1-2




Giga LAN connector
Left Side : Green/Orange LED

Status	Display
10Mbps	Always turn off
100Mbps	Orange
1000Mbps	Green


Right Side : Green LED

Status	Display
Link status	Always turn on without transmitting/receiving data
Activity status	Flash




USB POWER



USB PORT 3/4





CM CHOKE





USB2.0 Port 3-4
USB3.0 Port 3-4


Internal USB2.0 Dongle



Pin Header for Isolation GPIO module






ADVANTECH			
Title			
52_CONN_USB2.0			
Size	Document Number		Rev
	AIIS-5410P		A101-4
Date:	Friday, February 26, 2016	Sheet	52 of 61






ADVANTECH			
Title			
53_CONN_DVI/Level Shifter/VGA			
Size		Document Number	Rev
		A115-5410P	A101-4
Date		Friday, February 26, 2016	Sheet 53 of 61

VGA_CH7517



78m (A) @+V3.3




Vref=0.8V

$$V_{OUT}=0.8V * [1+R1/R2] = 1.22V$$


AUDIO ALC892

For ALC888: Mount R1,R2,R3
For ALC892: Mount R4











BOM Option

	ALC892	ALC886	ALC888
Stuff	C1,R4	R3, R2	R1,R2,R3
Empty	R2, R3	C1,R4	



COM1/COM2




COM1/2 SP339E	LOOP BACK	RS-232	RS-485 half duplex	RS-485/422 full duplex
Mode0	0	1	0	1
Mode1	0	0	1	1
TERM	X	X	1	1
SLEW	0	0	0	0

TERM : Enables RS-485/422 receiver termination
SLEW : SLEW = VCC enables 250kbps slew limiting in all modes




Pin	RS-232	RS-422	RS-485
1	COM1 DCD	TXD-	Data-
2	COM1 SIN#	TXD+	Data+
3	COM1 SOUT#	RXD+	NC
4	COM1 DTR	RXD-	NC
5	GND	GND	GND
6	COM1 DSR	NC	NC
7	COM1 RTS	NC	NC
8	COM1 CTS	NC	NC
9	COM1 RI	NC	NC
10	GND_F	GND_F	GND_F
11	GND_F	GND_F	GND_F

KB&MS/Buzzer/Front Panel




ADVANTECH		
Title		
57_KB&MS/Buzzer/Front Panel		
Size	Document Number	Rev
	AIIS-5410P	A101-4
Date:	Friday, February 26, 2016	Sheet 57 of 61

Reset Logic/LPC




Discharge_AT/ATX Mode



Discharge



ATX/AT Mode Selection



Mode	Jumper Setting
AT	1-2 Short
ATX	2-3 Short (Default)



Revision History

AIIS-3410P	ECOP-101531	A101-1	PCB: 19A13410P0-01 (8 Layer)	RD: Richard.Liu	2014/11/27
AIIS-5410P	ECOP-107241	A101-2	PCB: 19A1541001-01 (8 Layer)	RD: Qx.Wu	2015/08/17
AIIS-5410P	ECOP-xxxxxxx	A101-3	PCB: 19A1541002-01 (8 Layer)	RD: Qx.Wu	2015/10/08

1. POWER: U111 chagne to1410025762-11, Un-stuff C7558(chagne to 0402), R6160, R6162, R6165, R6168, R6171, R6172 change to 750 ohm, R6205, R6208, R6211 -->To update B12 version
2. POWER: C2066 change to 100nF -->To enhance power sense
3. POWER: R8108 chage to 100k, R44 chagne to 470k, Add D201, C7559 -->To decrease inrush curent
4. Sequence: Un-stuff R8113, R8114 -->Multi-pull high
5. Sequence: R6224 chagne to 330k, C2171 change to 0.22uF -->+V2.5_VPP power off delay not enough
6. Sequence: Un-stuff C2555 -->+V12_SB_PG off delay too long
7. VGA: B68, B70, B72 change to 60ohm -->To solve RGB overshoot
8. POWER: R101 change to 750k, R106 change to 1.2k, C127 change to 470pF, R104 change to 0ohm, B4接+V12_SB, Q21, Q22 change to CSD18534, Add R8203 (2 ohm), C7560(2.2 nF) -->POE thermal issue
9. OC: Add C7561, place close to U122 -->Power Surge event when PM enable
10. BOM: CF1 change to 1653005783-01, remove CF2 -->BOM change
11. POWER: Remove R6141, R6142, Add R8209~R8211 -->To solve +V3.3_SB power down at -25℃
12. OSC: R8103 change to 1k -->To optimize crystal
13. BOM: PWRCON1 change to 1655001154 -->PM request
14. POWER: Add R8204~R8207 -->+V3.3_SB dummy loard
15. DVI: DVI1+VGA1 pin4,5,12,13,20,21 link to DVI_GND_R -->DVI EMI
16. SIO: R6604 chagne to 10k ohm -->+VCCGT sense pin current limit
17. POWER: +12V switch change to PMOS -->old solution break down
18. POWER: Add C7562 (100pF) -->To eliminate TPS51125 PG abnormal waveform
19. POWER: C2068 change to 1 uF, C2141 unstuff, Add C7567 -->VRTT change list
20. BOM: SW1 chagne to 1600002840 -->cost down
21. DVI: Stuff R686/R687/R688/R689/R696, Add R8208, C7563 -->EMI
22. RTC: C2566 chagne to 15pF -->RTC timer failed
23. POWER: C2045 change to 47uF -->new spec suggestion
24. Sequence: remove R6253, Add D203 -->leakage Voltage
25. Power: Add B171, B172 -->USB power
26. sequence: Add R8213,unstuff R6190 -->+VCORE_PG have glitch while +V3.3_SB ramp up

AIIS-5410P	ECOP-111566	A101-4	PCB: 19A1541003-01 (8 Layer)	RD: Richard.Liu	2016/1/27
1. Power: change sunnber connection form gate to phase -->For correct circuit design					
2. Sequence: change R6224 from 330k ohm to 560k ohm -->Fix power off sequence tPCH16 timing fail issue					
3. Sequence: Stuff R8204,R8205,R8206,R8207 -->fix +V3.3_SB、PCH_RTCRST# and SIO_PWRBTN# waveforms leakage issue					
4. Sequence: add Q798 and R8165 -->For better power on sequence					
5. Power: change R1151 from 200 ohm to 330 ohm -->For better resistor watt margin					
6. Power: change R8120~R8130 from 1.2k ohm to 1.5k ohm -->For better resistor watt margin					
7. EMI: add R8214 -->Reserve for EMI test					

AIIS-5410P	ECOM-116059	A101-4	PCB: 19A1541003-01 (8 Layer)	RD: Richard.Liu	2016/1/27
1. change NUT1,NUT2 to 1910002436-02-->For replace P/N					
2. Update BIOS to Final version to 1420038696-->For Final BIOS version					

ADVANTECH

Title61_History

Size

Document Number

Rev

AIIS-5410P

A101-4

Date:

Tuesday, March 01, 2016

Sheet

61

of

61