

```

1 -----
2 -- An n-bit Full Adder/Subtractor.
3 --
4 -- Revision History:
5 --   Date:      Author:   Description:
6 --   24 Jan 2024  Chris M.  Initial revision
7 --   18 Feb 2025  Chris M.  Removed BypassAEn (input is bypassed in
8 --                           CordicStage instead).
9 -----
10
11 library ieee;
12 use ieee.std_logic_1164.all;
13 use ieee.numeric_std.all;
14 use std.textio.all;
15 use ieee.math_real.all;
16 use ieee.std_logic_arith.all;
17
18 -- AddSub22 entity declaration
19 --
20 -- This entity describes a 22-bit adder subtracter.
21 --
22 -- Inputs:
23 --   A          : n bit input A
24 --   B          : n bit input B
25 --   Cin        : carry in
26 --   AddBarSub  : operation select signal. Add if 0, sub if 1.
27 --
28 -- Outputs:
29 --   Cout       : carry/borrowbar out
30 --   S          : n bit result
31 --
32 entity AddSub is
33   generic (
34     wordsize : positive := 22
35   );
36   port (
37     A          : in  std_logic_vector(wordsize - 1 downto 0);
38     B          : in  std_logic_vector(wordsize - 1 downto 0);
39     Cin        : in  std_logic;
40     AddBarSub  : in  std_logic;
41     Cout       : out std_logic;
42     S          : out std_logic_vector(21 downto 0)
43   );
44 end AddSub;
45
46 architecture concurrent of AddSub is
47
48   -- 1-bit Full Adder / Subtractor
49   component AdderSubtractor is
50     port (
51       A          : in std_logic;
52       B          : in std_logic;
53       Cin        : in std_logic;
54       AddBarSub  : in std_logic;

```

```
55     Cout      : out std_logic;
56     S         : out std_logic
57 );
58 end component;
59
60 signal CarryBus : std_logic_vector(wordsize - 1 downto 0);
61
62 -- An intermediate signal used to mux the 1-bit adder outputs to the 22-bit
63 -- adder outputs.
64 -- signal S_mux : std_logic_vector(21 downto 0);
65
66 begin -- architecture
67
68     -- Note that `if ... generate` statements were added in VHDL-2008
69     AddSub_0 :
70         AdderSubtractor port map (
71             A      => A(0),
72             B      => B(0),
73             Cin     => Cin,
74             AddBarSub => AddBarSub,
75             Cout    => CarryBus(0),
76             S      => S(0)
77         );
78
79     AddSub_gen :
80         for i in 1 to wordsize - 1 generate
81             AddSub_x :
82                 AdderSubtractor port map (
83                     A      => A(i),
84                     B      => B(i),
85                     Cin     => CarryBus(i-1),
86                     AddBarSub => AddBarSub,
87                     Cout    => CarryBus(i),
88                     S      => S(i)
89                 );
90         end generate;
91
92     Cout <= CarryBus(wordsize - 1);
93
94 end concurrent;
95
```