

1 Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

2 -----
 3 | Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
 4 | Date : Mon Jun 9 21:24:22 2025
 5 | Host : MACMINI running 64-bit major release (build 9200)
 6 | Command : report_utilization -file SH2CPU_utilization_placed.rpt -pb SH2CPU_utilization_placed.pb
 7 | Design : SH2CPU
 8 | Device : xc7s25csga225-2
 9 | Speed File : -2
 10 | Design State : Fully Placed
 11 -----

12 Utilization Design Information

13 Table of Contents

14 -----
 15 1. Slice Logic
 16 1.1 Summary of Registers by Type
 17 2. Slice Logic Distribution
 18 3. Memory
 19 4. DSP
 20 5. IO and GT Specific
 21 6. Clocking
 22 7. Specific Feature
 23 8. Primitives
 24 9. Black Boxes
 25 10. Instantiated Netlists

26 1. Slice Logic

27 -----

28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43
	Site Type	Used	Fixed	Prohibited	Available	Util%									
35	Slice LUTs	2329	0	0	14600	15.95									
36	LUT as Logic	2329	0	0	14600	15.95									
37	LUT as Memory	0	0	0	5000	0.00									
38	Slice Registers	1232	0	0	29200	4.22									
39	Register as Flip Flop	1067	0	0	29200	3.65									
40	Register as Latch	165	0	0	29200	0.57									
41	F7 Muxes	257	0	0	7300	3.52									
42	F8 Muxes	128	0	0	3650	3.51									

44 * Warning! LUT value is adjusted to account for LUT combining.

45 1.1 Summary of Registers by Type

46 -----

47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63
	Total	Clock Enable	Synchronous	Asynchronous												
53	5	_	-	-												
54	0	_	-	Set												
55	0	_	-	Reset												
56	0	_	Set	-												
57	0	_	Reset	-												
58	0	Yes	-	-												
59	8	Yes	-	Set												
60	1159	Yes	-	Reset												
61	0	Yes	Set	-												
62	60	Yes	Reset	-												

63 -----

64 2. Slice Logic Distribution

67	-----
68	
69	+-----+-----+-----+-----+-----+
70	Site Type Used Fixed Prohibited Available Util%
71	+-----+-----+-----+-----+-----+
72	Slice 772 0 0 3650 21.15
73	SLICEL 519 0
74	SLICEM 253 0
75	LUT as Logic 2329 0 0 14600 15.95
76	using 05 output only 0
77	using 06 output only 1822
78	using 05 and 06 507
79	LUT as Memory 0 0 0 5000 0.00
80	LUT as Distributed RAM 0 0
81	using 05 output only 0
82	using 06 output only 0
83	using 05 and 06 0
84	LUT as Shift Register 0 0
85	using 05 output only 0
86	using 06 output only 0
87	using 05 and 06 0
88	Slice Registers 1232 0 0 29200 4.22
89	Register driven from within the Slice 505
90	Register driven from outside the Slice 727
91	LUT in front of the register is unused 247
92	LUT in front of the register is used 480
93	Unique Control Sets 55 0 3650 1.51
94	+-----+-----+-----+-----+-----+

95 * * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.

96

97

98 3. Memory

99 -----

100

101	+-----+-----+-----+-----+-----+
102	Site Type Used Fixed Prohibited Available Util%
103	+-----+-----+-----+-----+-----+
104	Block RAM Tile 0 0 0 45 0.00
105	RAMB36/FIFO* 0 0 0 45 0.00
106	RAMB18 0 0 0 90 0.00
107	+-----+-----+-----+-----+-----+

108 * Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1

109

110

111 4. DSP

112 -----

113

114	+-----+-----+-----+-----+-----+
115	Site Type Used Fixed Prohibited Available Util%
116	+-----+-----+-----+-----+-----+
117	DSPs 0 0 0 80 0.00
118	+-----+-----+-----+-----+-----+

119

120

121 5. IO and GT Specific

122 -----

123

124	+-----+-----+-----+-----+-----+
125	Site Type Used Fixed Prohibited Available Util%
126	+-----+-----+-----+-----+-----+
127	Bonded IOB 75 0 0 150 50.00
128	IOB Master Pads 36
129	IOB Slave Pads 37
130	Bonded IPADs 0 0 0 2 0.00
131	PHY_CONTROL 0 0 0 3 0.00

132	PHASER_REF		0		0		0		3		0.00	
133	OUT_FIFO		0		0		0		12		0.00	
134	IN_FIFO		0		0		0		12		0.00	
135	IDELAYCTRL		0		0		0		3		0.00	
136	IBUFDS		0		0		0		144		0.00	
137	PHASER_OUT/PHASER_OUT_PHY		0		0		0		12		0.00	
138	PHASER_IN/PHASER_IN_PHY		0		0		0		12		0.00	
139	IDELAYE2/IDELAYE2_FINEDELAY		0		0		0		150		0.00	
140	ILOGIC		0		0		0		150		0.00	
141	OLOGIC		0		0		0		150		0.00	

142 +-----+-----+-----+-----+-----+-----+

143

144

145 6. Clocking

146 -----

147

148 +-----+-----+-----+-----+-----+-----+

149 | Site Type | Used | Fixed | Prohibited | Available | Util% |

150 +-----+-----+-----+-----+-----+-----+

151 | BUFGCTRL | 2 | 0 | 0 | 32 | 6.25 |

152 | BUFI0 | 0 | 0 | 0 | 12 | 0.00 |

153 | MMCME2_ADV | 0 | 0 | 0 | 3 | 0.00 |

154 | PLLE2_ADV | 0 | 0 | 0 | 3 | 0.00 |

155 | BUFMRCE | 0 | 0 | 0 | 6 | 0.00 |

156 | BUFHCE | 0 | 0 | 0 | 48 | 0.00 |

157 | BUFR | 0 | 0 | 0 | 12 | 0.00 |

158 +-----+-----+-----+-----+-----+-----+

159

160

161 7. Specific Feature

162 -----

163

164 +-----+-----+-----+-----+-----+-----+

165 | Site Type | Used | Fixed | Prohibited | Available | Util% |

166 +-----+-----+-----+-----+-----+-----+

167 | BSCANE2 | 0 | 0 | 0 | 4 | 0.00 |

168 | CAPTUREE2 | 0 | 0 | 0 | 1 | 0.00 |

169 | DNA_PORT | 0 | 0 | 0 | 1 | 0.00 |

170 | EFUSE_USR | 0 | 0 | 0 | 1 | 0.00 |

171 | FRAME_ECCE2 | 0 | 0 | 0 | 1 | 0.00 |

172 | ICAPE2 | 0 | 0 | 0 | 2 | 0.00 |

173 | STARTUPE2 | 0 | 0 | 0 | 1 | 0.00 |

174 | XADC | 0 | 0 | 0 | 1 | 0.00 |

175 +-----+-----+-----+-----+-----+-----+

176

177

178 8. Primitives

179 -----

180

181 +-----+-----+-----+-----+-----+

182 | Ref Name | Used | Functional Category |

183 +-----+-----+-----+-----+-----+

184 | LUT6 | 1473 | LUT |

185 | FDCE | 1001 | Flop & Latch |

186 | LUT3 | 645 | LUT |

187 | LUT5 | 339 | LUT |

188 | MUXF7 | 257 | MuxFx |

189 | LUT2 | 189 | LUT |

190 | LDCE | 163 | Flop & Latch |

191 | LUT4 | 154 | LUT |

192 | MUXF8 | 128 | MuxFx |

193 | FDRE | 60 | Flop & Latch |

194 | OBUF | 41 | IO |

195 | LUT1 | 36 | LUT |

196 | IBUF | 34 | IO |

197 | OBUFT | 32 | IO |

198	CARRY4	20	CarryLogic	
199	FDPE	6	Flop & Latch	
200	LDPE	2	Flop & Latch	
201	BUFG	2	Clock	

202 +-----+-----+-----+

203

204

205 9. Black Boxes

206 -----

207

208 +-----+-----+

209 | Ref Name | Used |

210 +-----+-----+

211

212

213 10. Instantiated Netlists

214 -----

215

216 +-----+-----+

217 | Ref Name | Used |

218 +-----+-----+

219

220

221

222

```

1  Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
2  -----
3  | Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
4  | Date       : Mon Jun  9 21:24:40 2025
5  | Host       : MACMINI running 64-bit major release (build 9200)
6  | Command    : report_timing_summary -max_paths 10 -report_unconstrained -file SH2CPU_timing_summary_routed.rpt -pb
7  | Design     : SH2CPU
8  | Device     : 7s25-csga225
9  | Speed File  : -2 PRODUCTION 1.23 2018-06-13
10 | Design State : Routed
11 -----
12
13 Timing Summary Report
14
15 -----
16 | Timer Settings
17 | -----
18 -----
19
20 Enable Multi Corner Analysis      : Yes
21 Enable Pessimism Removal          : Yes
22 Pessimism Removal Resolution      : Nearest Common Node
23 Enable Input Delay Default Clock  : No
24 Enable Preset / Clear Arcs       : No
25 Disable Flight Delays             : No
26 Ignore I/O Paths                 : No
27 Timing Early Launch at Borrowing Latches : No
28 Borrow Time for Max Delay Exceptions : Yes
29 Merge Timing Exceptions           : Yes
30 Inter-SLR Compensation            : Conservative
31
32 Corner  Analyze  Analyze
33 Name    Max Paths Min Paths
34 -----
35 Slow    Yes      Yes
36 Fast    Yes      Yes
37
38
39 -----
40 | Report Methodology
41 | -----
42 -----
43
44 Rule      Severity      Description      Violations
45 -----
46 TIMING-17 Critical Warning Non-clocked sequential cell 1000
47 LUTAR-1   Warning       LUT drives async reset alert 11
48 TIMING-20 Warning       Non-clocked latch 165
49 LATCH-1   Advisory      Existing latches in the design 1
50
51 Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current
52 design for the latest report.
53
54
55 -----
56 | Timing Details
57 | -----
58 -----
59
60
61 -----
62 Path Group: (none)
63 From Clock:
64 To Clock:

```

```

65
66 Max Delay          3293 Endpoints
67 Min Delay          3293 Endpoints
68 -----
69
70
71 Max Delay Paths
72 -----
73 Slack:              inf
74 Source:              control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]/C
75                      (rising edge-triggered cell FDCE)
76 Destination:        pmaw/PCReg_reg[31]/D
77 Path Group:          (none)
78 Path Type:           Max at Slow Process Corner
79 Data Path Delay:     41.748ns (logic 7.365ns (17.642%) route 34.383ns (82.358%))
80 Logic Levels:        42 (CARRY4=1 FDCE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=19 LUT6=15 MUXF8=1)
81
82 Location            Delay type              Incr(ns) Path(ns) Netlist Resource(s)
83 -----
84 SLICE_X3Y27          FDCE                  0.000    0.000 r control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl]
85 [Enable]/C
86 SLICE_X3Y27          FDCE (Prop_fdce_C_Q)      0.379    0.379 f control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl]
87 [Enable]/Q
88 net (fo=1, routed)   0.691    1.070 control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enab
89 SLICE_X3Y27          LUT2 (Prop_lut2_I1_0)   0.105    1.175 r control_unit/IR[15]_i_1/0
90 net (fo=553, routed) 4.135    5.310 control_unit/p_6_in
91 SLICE_X8Y42          LUT4 (Prop_lut4_I2_0)   0.105    5.415 r control_unit/DB_reg[31]_i_9/0
92 net (fo=40, routed)  3.997    9.412 registers/Registers/RegCtrl[ASel][3]
93 SLICE_X21Y32         MUXF8 (Prop_muxf8_S_0)  0.224    9.636 r registers/Registers/DB_reg[29]_i_4/0
94 net (fo=7, routed)   1.108    10.744 control_unit/OperandA[5]
95 SLICE_X21Y39         LUT2 (Prop_lut2_I1_0)   0.278    11.022 r control_unit/Registers[15][7]_i_17/0
96 net (fo=8, routed)   0.688    11.710 control_unit/Registers[15][7]_i_17_n_1
97 SLICE_X25Y39         LUT4 (Prop_lut4_I3_0)   0.275    11.985 f control_unit/Registers[15][12]_i_30/0
98 net (fo=1, routed)   0.655    12.640 control_unit/Registers[15][12]_i_30_n_1
99 SLICE_X25Y38         LUT6 (Prop_lut6_I0_0)   0.105    12.745 f control_unit/Registers[15][12]_i_29/0
100 net (fo=1, routed)   0.510    13.255 control_unit/Registers[15][12]_i_29_n_1
101 SLICE_X24Y39         LUT6 (Prop_lut6_I1_0)   0.105    13.360 r control_unit/Registers[15][12]_i_26/0
102 net (fo=2, routed)   0.741    14.101 control_unit/Registers[15][12]_i_26_n_1
103 SLICE_X22Y40         LUT6 (Prop_lut6_I5_0)   0.105    14.206 f control_unit/Registers[15][17]_i_23/0
104 net (fo=1, routed)   0.674    14.880 control_unit/Registers[15][17]_i_23_n_1
105 SLICE_X22Y41         LUT6 (Prop_lut6_I1_0)   0.105    14.985 r control_unit/Registers[15][17]_i_19/0
106 net (fo=2, routed)   0.630    15.615 control_unit/Registers[15][17]_i_19_n_1
107 SLICE_X21Y43         LUT6 (Prop_lut6_I5_0)   0.105    15.720 f control_unit/Registers[15][22]_i_26/0
108 net (fo=1, routed)   0.573    16.293 control_unit/Registers[15][22]_i_26_n_1
109 SLICE_X20Y43         LUT6 (Prop_lut6_I1_0)   0.105    16.398 r control_unit/Registers[15][22]_i_22/0
110 net (fo=2, routed)   0.671    17.070 control_unit/Registers[15][22]_i_22_n_1
111 SLICE_X21Y45         LUT5 (Prop_lut5_I0_0)   0.105    17.175 r control_unit/Registers[15][22]_i_18/0
112 net (fo=2, routed)   0.827    18.001 control_unit/Registers[15][22]_i_18_n_1
113 SLICE_X23Y45         LUT5 (Prop_lut5_I0_0)   0.105    18.106 r control_unit/Registers[15][22]_i_16/0
114 net (fo=3, routed)   0.764    18.871 control_unit/Registers[15][22]_i_16_n_1
115 SLICE_X24Y45         LUT5 (Prop_lut5_I0_0)   0.105    18.976 r control_unit/Registers[15][24]_i_21/0
116 net (fo=2, routed)   0.787    19.762 control_unit/Registers[15][24]_i_21_n_1
117 SLICE_X24Y44         LUT6 (Prop_lut6_I2_0)   0.105    19.867 r control_unit/Registers[15][24]_i_13/0
118 net (fo=2, routed)   0.448    20.315 control_unit/Registers[15][24]_i_13_n_1
119 SLICE_X22Y43         LUT5 (Prop_lut5_I0_0)   0.105    20.420 r control_unit/pipeline_in_en_i_35/0
120 net (fo=1, routed)   0.540    20.960 control_unit/pipeline_in_en_i_35_n_1
121 SLICE_X23Y43         LUT5 (Prop_lut5_I3_0)   0.105    21.065 r control_unit/pipeline_in_en_i_16/0
122 net (fo=1, routed)   0.448    21.513 control_unit/pipeline_in_en_i_16_n_1
123 SLICE_X24Y41         LUT6 (Prop_lut6_I1_0)   0.105    21.618 f control_unit/pipeline_in_en_i_7/0
124 net (fo=5, routed)   0.976    22.594 control_unit/Zero
125 SLICE_X24Y33         LUT6 (Prop_lut6_I2_0)   0.105    22.699 r control_unit/pipeline_in_en_i_4/0
126 net (fo=1, routed)   0.814    23.514 control_unit/pipeline_in_en_i_4_n_1
127 SLICE_X24Y32         LUT6 (Prop_lut6_I3_0)   0.105    23.619 f control_unit/pipeline_in_en_i_1/0
128 net (fo=10, routed)  1.442    25.061 control_unit/pipeline_in_en_i_1_n_1
129 SLICE_X10Y26         LUT3 (Prop_lut3_I2_0)   0.105    25.166 r control_unit/PCReg[31]_i_12/0
130 net (fo=30, routed)  0.765    25.931 control_unit/PCReg[31]_i_12_n_1

```

129	SLICE_X9Y25	LUT6 (Prop_lut6_I1_0)	0.105	26.036	r	control_unit/PCReg[4]_i_15/0
130		net (fo=1, routed)	0.000	26.036		control_unit/PMAUctrl[0ff12][0]
131	SLICE_X9Y25	CARRY4 (Prop_carry4_S[0]_0[0])				
132			0.207	26.243	r	control_unit/PCReg_reg[4]_i_8/0[0]
133		net (fo=1, routed)	0.555	26.798		control_unit/pmau/PMAUAddrOff[2]0[1]
134	SLICE_X8Y25	LUT6 (Prop_lut6_I1_0)	0.249	27.047	r	control_unit/PCReg[2]_i_9/0
135		net (fo=4, routed)	0.623	27.670		control_unit/PCReg[2]_i_9_n_1
136	SLICE_X4Y29	LUT6 (Prop_lut6_I0_0)	0.105	27.775	r	control_unit/PCReg[4]_i_10/0
137		net (fo=1, routed)	0.689	28.465		control_unit/pmau/SH2Pmau_Instance/acarry_2
138	SLICE_X5Y29	LUT5 (Prop_lut5_I4_0)	0.119	28.584	r	control_unit/PCReg[4]_i_6/0
139		net (fo=2, routed)	0.361	28.945		control_unit/pmau/SH2Pmau_Instance/acarry_4
140	SLICE_X5Y29	LUT5 (Prop_lut5_I4_0)	0.267	29.212	r	control_unit/PCReg[6]_i_6/0
141		net (fo=3, routed)	0.341	29.552		control_unit/pmau/SH2Pmau_Instance/acarry_6
142	SLICE_X3Y30	LUT5 (Prop_lut5_I4_0)	0.108	29.660	r	control_unit/PCReg[8]_i_6/0
143		net (fo=3, routed)	0.492	30.152		control_unit/pmau/SH2Pmau_Instance/acarry_8
144	SLICE_X2Y32	LUT5 (Prop_lut5_I4_0)	0.267	30.419	r	control_unit/PCReg[10]_i_6/0
145		net (fo=3, routed)	0.533	30.952		control_unit/pmau/SH2Pmau_Instance/acarry_10
146	SLICE_X2Y31	LUT5 (Prop_lut5_I4_0)	0.105	31.057	r	control_unit/PCReg[12]_i_6/0
147		net (fo=3, routed)	0.788	31.845		control_unit/pmau/SH2Pmau_Instance/acarry_12
148	SLICE_X0Y39	LUT5 (Prop_lut5_I4_0)	0.128	31.973	r	control_unit/PCReg[14]_i_6/0
149		net (fo=3, routed)	0.910	32.883		control_unit/pmau/SH2Pmau_Instance/acarry_14
150	SLICE_X1Y43	LUT5 (Prop_lut5_I4_0)	0.282	33.165	r	control_unit/PCReg[16]_i_6/0
151		net (fo=3, routed)	0.544	33.709		control_unit/pmau/SH2Pmau_Instance/acarry_16
152	SLICE_X2Y44	LUT5 (Prop_lut5_I4_0)	0.295	34.004	r	control_unit/PCReg[18]_i_6/0
153		net (fo=3, routed)	0.772	34.776		control_unit/pmau/SH2Pmau_Instance/acarry_18
154	SLICE_X3Y46	LUT5 (Prop_lut5_I4_0)	0.284	35.060	r	control_unit/PCReg[20]_i_6/0
155		net (fo=3, routed)	0.661	35.721		control_unit/pmau/SH2Pmau_Instance/acarry_20
156	SLICE_X3Y47	LUT5 (Prop_lut5_I4_0)	0.285	36.006	r	control_unit/PCReg[22]_i_6/0
157		net (fo=3, routed)	0.823	36.829		control_unit/pmau/SH2Pmau_Instance/acarry_22
158	SLICE_X5Y47	LUT5 (Prop_lut5_I4_0)	0.277	37.106	r	control_unit/PCReg[24]_i_6/0
159		net (fo=3, routed)	0.821	37.927		control_unit/pmau/SH2Pmau_Instance/acarry_24
160	SLICE_X6Y50	LUT5 (Prop_lut5_I4_0)	0.288	38.215	r	control_unit/PCReg[26]_i_6/0
161		net (fo=3, routed)	0.660	38.875		control_unit/pmau/SH2Pmau_Instance/acarry_26
162	SLICE_X5Y50	LUT5 (Prop_lut5_I4_0)	0.286	39.161	r	control_unit/PCReg[28]_i_6/0
163		net (fo=3, routed)	0.707	39.868		control_unit/pmau/SH2Pmau_Instance/acarry_28
164	SLICE_X4Y49	LUT5 (Prop_lut5_I4_0)	0.282	40.150	r	control_unit/PCReg[31]_i_10/0
165		net (fo=2, routed)	0.487	40.637		control_unit/pmau/SH2Pmau_Instance/acarry_30
166	SLICE_X6Y49	LUT6 (Prop_lut6_I2_0)	0.275	40.912	r	control_unit/PCReg[31]_i_4/0
167		net (fo=1, routed)	0.731	41.643		control_unit/PCReg[31]_i_4_n_1
168	SLICE_X6Y49	LUT6 (Prop_lut6_I3_0)	0.105	41.748	r	control_unit/PCReg[31]_i_1/0
169		net (fo=1, routed)	0.000	41.748		pmau/PCMux[31]
170	SLICE_X6Y49	FDCE			r	pmau/PCReg_reg[31]/0
171	-----					
172						
173						