EE 188 Homework #3 - util.report Zachary Huang & Chris Miranda

```
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
1
   2
   | Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
3
  | Date
            : Mon Jun 9 21:24:22 2025
  | Host
            : MACMINI running 64-bit major release (build 9200)
            : report_utilization -file SH2CPU_utilization_placed.rpt -pb SH2CPU_utilization_placed.pb
7
            : SH2CPU
   | Design
8
  | Device
            : xc7s25csga225-2
9
   | Speed File : -2
10
  | Design State : Fully Placed
  ______
11
12
13 Utilization Design Information
14
15 Table of Contents
16 -----
17 1. Slice Logic
18 1.1 Summary of Registers by Type
19 2. Slice Logic Distribution
20 3. Memory
21 4. DSP
22 5. IO and GT Specific
23 6. Clocking
24 7. Specific Feature
25 8. Primitives
26 9. Black Boxes
27 10. Instantiated Netlists
28
29 1. Slice Logic
30
  -----
31
32 +-----
33 |
       Site Type
                  | Used | Fixed | Prohibited | Available | Util% |
34 +-----
                  | 2329 | 0 |
                                   0 | 14600 | 15.95 |
35 | Slice LUTs
                                  0 | 14600 | 15.95 |
36 | LUT as Logic
                   | 2329 | 0 |
37 | LUT as Memory
                  | 0 | 0 |
                                   0 |
                                         5000 | 0.00 |
38 | Slice Registers
                   | 1232 | 0 |
                                   0 | 29200 | 4.22 |
39 | Register as Flip Flop | 1067 | 0 |
                                    0 | 29200 | 3.65 |
40 | Register as Latch | 165 | 0 |
                                     0 | 29200 | 0.57 |
41 | F7 Muxes
                  | 257 |
                            0 |
                                     0 | 7300 | 3.52 |
42 | F8 Muxes
                   | 128 | 0 |
                                     0 |
                                          3650 | 3.51 |
43 +-----
44 * Warning! LUT value is adjusted to account for LUT combining.
45
46
47 1.1 Summary of Registers by Type
48
49
50 +-----+
   | Total | Clock Enable | Synchronous | Asynchronous |
52 +-----+
                _ 1
                      - |
53 | 5
       - 1
54 | 0
        _ 1
                         - |
                                  Set I
                      - |
Set |
               _ 1
55 | 0
        Reset I
              _ 1
56 | 0
       - 1
57 I 0
                       Reset |
                                   - 1
       - 1
                _ |
                       - |
58 | 0
       Yes |
                                  - |
59 | 8
              Yes I
                         - |
                                 Set |
       - 1
60 | 1159 |
                        - |
               Yes |
                                 Reset |
61 | 0 |
               Yes |
                        Set |
                                  - |
62 | 60 |
               Yes |
63 +-----+
64
```

66 2. Slice Logic Distribution

EE 188 Homework #3 - util.report Zachary Huang & Chris Miranda

67 68										
69	+			+	+	-+		+	+	+
70	Site Type					Prohibi			-	-
71 72	+   Slice			+   772		-+ 	0		+ 50   21.1	
73	SLICEL			519		İ	Ů	30.	,0   21.1 	1
74	SLICEM			253		i		I	i	i
75	LUT as Logic			2329	0	1	0	1460	00   15.9	5
76	using 05 output only			0		1		I	I	1
77	using 06 output only			1822	-	1			l	l
78 79	using 05 and 06   LUT as Memory			507   0		I	0	   500	  0   0.0	l A I
80	LUT as Distributed RAM			0		•	U	300	,0   0.0 	, l
81	using 05 output only			0		i		I	i	i
82	using 06 output only			0	l	1		I	1	1
83	using 05 and 06			0		1		I	I	1
84	LUT as Shift Register			0		1		1	I	I
85 86	using 05 output only using 06 output only			0   0		1		I I	1	I I
87	using 05 and 06			0		İ		! 	i	i I
88	Slice Registers			1232		·	0	2920	00   4.2	2
89	Register driven from within	n the Sl	ice	505	l	1		I	1	1
90	Register driven from outside			727		1		I	I	1
91	LUT in front of the regis			247		1		1	I .	I
92 93	LUT in front of the regis   Unique Control Sets	ster is	used	480   55		I	0	361	 50   1.5	 1
94	+					 - <b>+</b>			+	•
95	* * Note: Available Control Set	ts calcu	lated a	s Slice	* 1, R	eview the	Cont	rol Sets F	Report fo	r more info
96										
97										
	3. Memory									
99 100										
	+	+		+	+-	+				
102	Site Type   Used   Fixed	d   Proh	ibited	Availa	able	Util%				
103	+	+			+-	+				
		9	0			0.00				
105 106		9   9	0 0			0.00   0.00				
107	+++	•								
	* Note: Each Block RAM Tile onl	y has o	ne FIFO	logic a	vailabl	e and the	refor	e can acc	ommodate	only one FI
	if a FIF018E1 occupies a Block	RAM Til	e, that	tile ca	an stil	l accommod	date	a RAMB18E1	L	
109										
110 111	4. DSP									
113										
114	+		+		+	-+				
	Site Type   Used   Fixed   P		-			•				
	++++   DSPs									
	DSPs		0		0.00 +	•				
119										
120										
121	5. IO and GT Specific									
123										
124 125	+    Site Type					Available				
	+							-		
	Bonded IOB				0			0.00		
128	IOB Master Pads	36		I	i		1	İ		
129	•	37		I	- 1		1	I		
	Bonded IPADs	0			0			0.00		
131	PHY_CONTROL	0	0	I	0	3	3	0.00		

```
132 | PHASER REF
                                        0 |
                       0 |
                                0 |
                                                3 | 0.00 |
                                0 |
133 | OUT FIFO
                          0 |
                                         0 |
                                                12 | 0.00 |
                       - 1
                                               12 | 0.00 |
134 | IN FIFO
                          0 |
                                0 |
                                        0 |
                       - 1
135 | IDELAYCTRL
                       - 1
                          0 |
                                0 |
                                        0 |
                                                3 | 0.00 |
136 | IBUFDS
                       0 |
                               0 |
                                        0 |
                                               144 | 0.00 |
                              0 |
                          0 |
                                        0 |
137 | PHASER_OUT/PHASER_OUT_PHY |
                                               12 | 0.00 |
                                               12 | 0.00 |
138 | PHASER_IN/PHASER_IN_PHY |
                          0 |
                               0 |
                                        0 |
139 | IDELAYE2/IDELAYE2_FINEDELAY |
                          0 |
                               0 |
                                        0 |
                                               150 | 0.00 |
140 | ILOGIC
                  - 1
                          0 |
                                0 |
                                        0 |
                                               150 | 0.00 |
                                    0 |
                                             150 | 0.00 |
                               0 |
141 | OLOGIC
                       0 |
142 +-----
143
144
145 6. Clocking
146 -----
147
148 +-----
149 | Site Type | Used | Fixed | Prohibited | Available | Util% |
150 +-----
151 | BUFGCTRL | 2 | 0 | 0 | 32 | 6.25 |
152 | BUFIO | 0 | 0 | 0 |
153 | MMCME2_ADV | 0 | 0 | 0 |
154 | PLLE2_ADV | 0 | 0 | 0 |
155 | BUFMRCE | 0 | 0 | 0 |
                                   12 | 0.00 |
                                   3 | 0.00 |
                                    3 | 0.00 |
                                    6 | 0.00 |
156 | BUFHCE | 0 | 0 |
                             0 |
                                    48 | 0.00 |
                                   12 | 0.00 |
                             0 |
157 | BUFR
          | 0 | 0 |
158 +-----
159
160
161 7. Specific Feature
162 -----
163
164 +-----
165 | Site Type | Used | Fixed | Prohibited | Available | Util% |
166 +-----
167 | BSCANE2 | 0 |
                   0 | 0 |
                                    4 | 0.00 |
168 | CAPTUREE2 | 0 |
                   0 |
                            0 |
                                    1 | 0.00 |
169 | DNA_PORT | 0 | 0 |
170 | EFUSE_USR | 0 | 0 |
                            0 |
                                    1 | 0.00 |
                            0 |
                                     1 | 0.00 |
171 | FRAME_ECCE2 | 0 | 0 |
                            0 |
                                     1 | 0.00 |
172 | ICAPE2 | 0 | 0 |
                            0 |
                                     2 | 0.00 |
173 | STARTUPE2 | 0 | 0 |
                            0 |
                                     1 | 0.00 |
174 | XADC | 0 | 0 |
                            0 |
                                     1 | 0.00 |
175 +-----
176
177
178 8. Primitives
179 -----
180
181 +-----+
182 | Ref Name | Used | Functional Category |
183 +-----
                   LUT |
        | 1473 |
184 | LUT6
185 | FDCE
          | 1001 |
                     Flop & Latch |
         | 645 |
186 | LUT3
                          LUTI
187 | LUT5
         | 339 |
                          LUT I
188 | MUXF7
         | 257 |
                          MuxFx I
189 | LUT2
         | 189 |
                         LUT |
190 | LDCE
         | 163 |
                    Flop & Latch |
191 | LUT4
         | 154 |
                         LUT |
192 | MUXF8
         | 128 |
                         MuxFx |
193 | FDRE
         | 60 |
                     Flop & Latch |
194 | OBUF
         | 41 |
                      IO |
195 | LUT1
                          LUT |
         | 36 |
196 | IBUF
         | 34 |
                           IO |
197 | OBUFT | 32 |
                            IO |
```

222

198	CARRY4   20	CarryLogic							
199	FDPE   6	Flop & Latch							
200	LDPE   2	Flop & Latch							
201	BUFG   2	Clock							
202	+	+							
203									
204									
205	9. Black Boxes								
206									
207									
208	++								
209	Ref Name   Used								
210	++								
211									
212									
213	10. Instantiated Netlists								
214									
215									
216	++								
217	Ref Name   Used								
218	++								
219									
220									
221									

```
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
1
2
   | Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
3
4
  | Date
         : Mon Jun 9 21:24:40 2025
5
   | Host
             : MACMINI running 64-bit major release (build 9200)
              : report_timing_summary -max_paths 10 -report_unconstrained -file SH2CPU_timing_summary_routed.rpt -pb
6
   SH2CPU_timing_summary_routed.pb -rpx SH2CPU_timing_summary_routed.rpx -warn_on_violation
7
  | Design
          : SH2CPU
8
  | Device
            : 7s25-csga225
  | Speed File : -2 PRODUCTION 1.23 2018-06-13
10 | Design State : Routed
11
12
13 Timing Summary Report
14
   ______
15
16
  | Timer Settings
17
18
   19
20
    Enable Multi Corner Analysis
                                   : Yes
21
    Enable Pessimism Removal
                                   : Yes
22
    Pessimism Removal Resolution
                                   : Nearest Common Node
23
    Enable Input Delay Default Clock
                                  : No
    Enable Preset / Clear Arcs
24
                                  : No
    Disable Flight Delays
25
                                   : No
26
    Ignore I/O Paths
                                   : No
27
    Timing Early Launch at Borrowing Latches : No
28
    Borrow Time for Max Delay Exceptions
                                  : Yes
29
    Merge Timing Exceptions
30
    Inter-SLR Compensation
31
32
    Corner Analyze
                 Analyze
33
    Name Max Paths Min Paths
34
    -----
35
    Slow Yes
                  Yes
36
    Fast
         Yes
                  Yes
37
38
39
40
   | Report Methodology
41
42
   ______
43
44
   Rule
           Severity
                       Description
                                              Violations
   45
   TIMING-17 Critical Warning Non-clocked sequential cell
                                              1000
46
47
  LUTAR-1 Warning
                    LUT drives async reset alert 11
  TIMING-20 Warning
                       Non-clocked latch
                                              165
48
49
  LATCH-1 Advisory
                     Existing latches in the design 1
50
   Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current
51
   design for the latest report.
52
53
54
55
56
   | Timing Details
57
  ______
58
59
60
61
62 Path Group: (none)
63 From Clock:
   To Clock:
```

EE 188 Homework #3 - timing.report Zachary Huang & Chris Miranda

```
65
66
    Max Delay
                       3293 Endpoints
67
    Min Delay
                       3293 Endpoints
68
69
70
71
    Max Delay Paths
72
73
    Slack:
74
      Source:
                               control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]/C
75
                                 (rising edge-triggered cell FDCE)
76
      Destination:
                              pmau/PCReg_reg[31]/D
77
      Path Group:
                              (none)
78
      Path Type:
                              Max at Slow Process Corner
79
                              41.748ns (logic 7.365ns (17.642%) route 34.383ns (82.358%))
      Data Path Delay:
80
                              42 (CARRY4=1 FDCE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=19 LUT6=15 MUXF8=1)
      Logic Levels:
81
82
        Location
                             Delay type
                                                        Incr(ns) Path(ns)
                                                                              Netlist Resource(s)
83
        SLICE_X3Y27
                                                              0.000
                                                                         0.000 r control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl]
                               FDCE
84
    [Enable]/C
         SLICE_X3Y27
                               FDCE (Prop_fdce_C_Q)
                                                              0.379
                                                                         0.379 f control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl]
85
    [Enable]/Q
86
                             net (fo=1, routed)
                                                           0.691
                                                                     1.070
                                                                              control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enab
87
        SLICE_X3Y27
                             LUT2 (Prop_lut2_I1_0)
                                                           0.105
                                                                     1.175 r control_unit/IR[15]_i_1/0
                                                                     5.310
88
                             net (fo=553, routed)
                                                           4.135
                                                                              control_unit/p_6_in
                                                                     5.415 r control_unit/DB_reg[31]_i_9/0
89
        SLICE X8Y42
                             LUT4 (Prop_lut4_I2_0)
                                                           0.105
                                                                              registers/Registers/RegCtrl[ASel][3]
90
                             net (fo=40, routed)
                                                           3.997
                                                                     9.412
91
        SLICE_X21Y32
                             MUXF8 (Prop_muxf8_S_0)
                                                           0.224
                                                                     9.636 r registers/Registers/DB_reg[29]_i_4/0
92
                             net (fo=7, routed)
                                                           1.108
                                                                    10.744
                                                                              control unit/OperandA[5]
93
        SLICE_X21Y39
                             LUT2 (Prop_lut2_I1_0)
                                                           0.278
                                                                    11.022 r control_unit/Registers[15][7]_i_17/0
94
                             net (fo=8, routed)
                                                           0.688
                                                                    11.710
                                                                              control_unit/Registers[15][7]_i_17_n_1
95
        SLICE_X25Y39
                             LUT4 (Prop_lut4_I3_0)
                                                           0.275
                                                                    11.985 f control_unit/Registers[15][12]_i_30/0
96
                             net (fo=1, routed)
                                                                    12.640
                                                                              control_unit/Registers[15][12]_i_30_n_1
                                                           0.655
97
        SLICE_X25Y38
                             LUT6 (Prop_lut6_I0_0)
                                                           0.105
                                                                    12.745 f control_unit/Registers[15][12]_i_29/0
98
                             net (fo=1, routed)
                                                           0.510
                                                                    13.255
                                                                              control_unit/Registers[15][12]_i_29_n_1
99
        SLICE X24Y39
                             LUT6 (Prop_lut6_I1_0)
                                                           0.105
                                                                    13.360 r control_unit/Registers[15][12]_i_26/0
100
                             net (fo=2, routed)
                                                           0.741
                                                                    14.101
                                                                              control_unit/Registers[15][12]_i_26_n_1
        SLICE_X22Y40
                             LUT6 (Prop_lut6_I5_0)
                                                                    14.206 f control_unit/Registers[15][17]_i_23/0
101
                                                           0.105
102
                             net (fo=1, routed)
                                                           0.674
                                                                    14.880
                                                                              control_unit/Registers[15][17]_i_23_n_1
103
        SLICE_X22Y41
                             LUT6 (Prop_lut6_I1_0)
                                                           0.105
                                                                    14.985 r control_unit/Registers[15][17]_i_19/0
104
                             net (fo=2, routed)
                                                           0.630
                                                                    15.615
                                                                              control_unit/Registers[15][17]_i_19_n_1
105
        SLICE_X21Y43
                             LUT6 (Prop_lut6_I5_0)
                                                           0.105
                                                                    15.720 f control_unit/Registers[15][22]_i_26/0
106
                             net (fo=1, routed)
                                                           0.573
                                                                    16.293
                                                                              control_unit/Registers[15][22]_i_26_n_1
107
        SLICE_X20Y43
                             LUT6 (Prop_lut6_I1_0)
                                                           0.105
                                                                    16.398 r control_unit/Registers[15][22]_i_22/0
108
                             net (fo=2, routed)
                                                           0.671
                                                                    17.070
                                                                              control_unit/Registers[15][22]_i_22_n_1
109
        SLICE X21Y45
                             LUT5 (Prop_lut5_I0_0)
                                                           0.105
                                                                    17.175 r control_unit/Registers[15][22]_i_18/0
110
                             net (fo=2, routed)
                                                           0.827
                                                                    18.001
                                                                              control\_unit/Registers[15][22]\_i\_18\_n\_1
111
        SLICE X23Y45
                             LUT5 (Prop_lut5_I0_0)
                                                           0.105
                                                                    18.106 r control_unit/Registers[15][22]_i_16/0
112
                             net (fo=3, routed)
                                                           0.764
                                                                    18.871
                                                                              control_unit/Registers[15][22]_i_16_n_1
113
        SLICE X24Y45
                             LUT5 (Prop_lut5_I0_0)
                                                           0.105
                                                                    18.976 r control_unit/Registers[15][24]_i_21/0
114
                             net (fo=2, routed)
                                                           0.787
                                                                    19.762
                                                                              control unit/Registers[15][24] i 21 n 1
115
        SLICE_X24Y44
                             LUT6 (Prop_lut6_I2_0)
                                                           0.105
                                                                    19.867 r control_unit/Registers[15][24]_i_13/0
116
                             net (fo=2, routed)
                                                           0.448
                                                                    20.315
                                                                              control_unit/Registers[15][24]_i_13_n_1
117
        SLICE_X22Y43
                             LUT5 (Prop_lut5_I0_0)
                                                           0.105
                                                                    20.420 r control_unit/pipeline_in_en_i_35/0
118
                             net (fo=1, routed)
                                                                              control_unit/pipeline_in_en_i_35_n_1
                                                           0.540
                                                                    20.960
119
        SLICE_X23Y43
                             LUT5 (Prop_lut5_I3_0)
                                                           0.105
                                                                    21.065 r control_unit/pipeline_in_en_i_16/0
120
                             net (fo=1, routed)
                                                           0.448
                                                                    21.513
                                                                              control_unit/pipeline_in_en_i_16_n_1
        SLICE X24Y41
121
                             LUT6 (Prop_lut6_I1_0)
                                                           0.105
                                                                    21.618 f control_unit/pipeline_in_en_i_7/0
122
                             net (fo=5, routed)
                                                           0.976
                                                                    22.594
                                                                              control unit/Zero
123
        SLICE_X24Y33
                             LUT6 (Prop lut6 I2 0)
                                                           0.105
                                                                    22.699 r control_unit/pipeline_in_en_i_4/0
124
                             net (fo=1, routed)
                                                           0.814
                                                                    23.514
                                                                              control unit/pipeline in en i 4 n 1
125
        SLICE_X24Y32
                             LUT6 (Prop_lut6_I3_0)
                                                                    23.619 f control_unit/pipeline_in_en_i_1/0
                                                           0.105
126
                             net (fo=10, routed)
                                                           1.442
                                                                    25.061
                                                                              control_unit/pipeline_in_en_i_1_n_1
127
        SLICE_X10Y26
                             LUT3 (Prop_lut3_I2_0)
                                                           0.105
                                                                    25.166 \text{ r} \quad control\_unit/PCReg[31]\_i\_12/0
128
                             net (fo=30, routed)
                                                           0.765
                                                                    25.931
                                                                              control_unit/PCReg[31]_i_12_n_1
```

129	SLICE X9Y25	LUT6 (Prop lut6 I1 0)	0.105	26 A36 r	control_unit/PCReg[4]_i_15/0
130	JLICL_X912J	net (fo=1, routed)	0.000	26.036	control unit/PMAUCtrl[Off12][0]
131	SLICE X9Y25	CARRY4 (Prop carry4 S[0]		20.030	concret_unity made reforming [or
132	SLICE_X3123	CARRITY (TTOP_Carry4_5[0]_	0.207	26 2/13 r	control unit/PCReg reg[4] i 8/0[0]
133		net (fo=1, routed)	0.555	26.798	control unit/pmau/PMAUAddrOff[2]0[1]
134	SLICE X8Y25	LUT6 (Prop lut6 I1 0)	0.249	27.047 r	
135	SLICE_NOT25	net (fo=4, routed)	0.623	27.670	control_unit/PCReg[2]_i_9_n_1
136	SLICE X4Y29	LUT6 (Prop lut6 IO 0)	0.105	27.070 27.775 r	
137	SLICL_X4129	net (fo=1, routed)	0.689	28.465	control unit/pmau/SH2Pmau Instance/acarry 2
138	SLICE X5Y29	LUT5 (Prop lut5 I4 0)	0.119	28.584 r	= ' = ' = ' =
139	SLICE_XS129	net (fo=2, routed)	0.361	28.945	control unit/pmau/SH2Pmau Instance/acarry 4
140	SLICE X5Y29	LUT5 (Prop lut5 I4 0)	0.267	29.212 r	=
141	SLICE_XS129	net (fo=3, routed)	0.341	29.552	control unit/pmau/SH2Pmau Instance/acarry 6
142	SLICE X3Y30	LUT5 (Prop lut5 I4 0)	0.108	29.660 r	=
143	SLICE_XS130	net (fo=3, routed)	0.492	30.152	control unit/pmau/SH2Pmau Instance/acarry 8
144	SLICE X2Y32	LUT5 (Prop lut5 I4 0)	0.267	30.419 r	=
145	SLICE_X2132	net (fo=3, routed)	0.533	30.952	control unit/pmau/SH2Pmau Instance/acarry 10
146	SLICE X2Y31	LUT5 (Prop lut5 I4 0)	0.105	31.057 r	
147	SLICE_X2131	net (fo=3, routed)	0.788	31.845	control unit/pmau/SH2Pmau Instance/acarry 12
148	SLICE X0Y39	LUT5 (Prop lut5 I4 0)	0.128	31.973 r	=
149	SLICE_X0133	net (fo=3, routed)	0.910	32.883	control unit/pmau/SH2Pmau Instance/acarry 14
150	SLICE X1Y43	LUT5 (Prop lut5 I4 0)	0.282	33.165 r	=
151	52262_X21.15	net (fo=3, routed)	0.544	33.709	control unit/pmau/SH2Pmau Instance/acarry 16
152	SLICE X2Y44	LUT5 (Prop lut5 I4 0)	0.295	34.004 r	
153	SEICE_XEI44	net (fo=3, routed)	0.772	34.776	control unit/pmau/SH2Pmau Instance/acarry 18
154	SLICE X3Y46	LUT5 (Prop lut5 I4 0)	0.284	35.060 r	=
155		net (fo=3, routed)	0.661	35.721	control unit/pmau/SH2Pmau Instance/acarry 20
156	SLICE X3Y47	LUT5 (Prop lut5 I4 0)	0.285	36.006 r	
157		net (fo=3, routed)	0.823	36.829	control unit/pmau/SH2Pmau Instance/acarry 22
158	SLICE X5Y47	LUT5 (Prop lut5 I4 0)	0.277	37.106 r	=
159	· · · = ·	net (fo=3, routed)	0.821	37.927	control_unit/pmau/SH2Pmau_Instance/acarry_24
160	SLICE X6Y50	LUT5 (Prop lut5 I4 0)	0.288	38.215 r	
161	· · · - · · ·	net (fo=3, routed)	0.660	38.875	control_unit/pmau/SH2Pmau_Instance/acarry_26
162	SLICE X5Y50	LUT5 (Prop lut5 I4 0)	0.286	39.161 r	
163	· · · - · · ·	net (fo=3, routed)	0.707	39.868	control unit/pmau/SH2Pmau Instance/acarry 28
164	SLICE X4Y49	LUT5 (Prop lut5 I4 0)	0.282	40.150 r	=
165	_	net (fo=2, routed)	0.487	40.637	control unit/pmau/SH2Pmau Instance/acarry 30
166	SLICE X6Y49	LUT6 (Prop lut6 I2 0)	0.275	40.912 r	control unit/PCReg[31] i 4/0
167	_	net (fo=1, routed)	0.731	41.643	control unit/PCReg[31] i 4 n 1
168	SLICE X6Y49	LUT6 (Prop lut6 I3 0)	0.105	41.748 r	control_unit/PCReg[31]_i_1/0
169	_	net (fo=1, routed)	0.000	41.748	pmau/PCMux[31]
170	SLICE_X6Y49	FDCE		r	•
171	-				
172					

173