



# 1.2V to 3.6V, 12-Bit, Nanopower, 4-Wire Micro TOUCH SCREEN CONTROLLER with I<sup>2</sup>C™ Interface

#### **FEATURES**

- 4-Wire Touch Screen Interface
- Single 1.2V to 3.6V Supply/Reference
- Ratiometric Conversion
- Effective Throughput Rate:
  - Up to 20kHz (8-Bit) or 10kHz (12-Bit)
- Preprocessing to Reduce Bus Activity
- I<sup>2</sup>C Interface Supports:
  - Standard, Fast, and High-Speed Modes
- Simple, Command-Based User Interface:
  - TSC2003 Compatible
  - 8- or 12-Bit Resolution
- On-Chip Temperature Measurement
- Touch Pressure Measurement
- Digital Buffered PENIRQ
- On-Chip, Programmable PENIRQ Pull-Up
- Auto Power-Down Control
- Low Power:
  - 32.24μA at 1.2V, Fast Mode, 8.2kHz Eq Rate
  - 39.31μA at 1.8V, Fast Mode, 8.2kHz Eq Rate
  - 53.32μA at 2.7V, Fast Mode, 8.2kHz Eq Rate
- Enhanced ESD Protection:
  - ±8kV HBM
  - ±1kV CDM
  - ±25kV Air Gap Discharge
  - ±15kV Contact Discharge
- 1.5 x 2 WCSP-12 and 5 x 6.4 TSSOP-16 Packages

U.S. Patent NO. 6246394; other patents pending.

#### **APPLICATIONS**

- Cellular Phones
- PDA, GPS, and Media Players
- Portable Instruments
- Point-of-Sale Terminals
- Multiscreen Touch Control Systems


### DESCRIPTION

The TSC2007 is a very low-power touch screen controller designed to work with power-sensitive, handheld applications that are based on an advanced low-voltage processor. It works with a supply voltage as low as 1.2V, which can be supplied by a single-cell battery. It contains a complete, ultra-low power, 12-bit, analog-to-digital (A/D) resistive touch screen converter, including drivers and the control logic to measure touch pressure.

In addition to these standard features, the TSC2007 offers preprocessing of the touch screen measurements to reduce bus loading, thus reducing the consumption of host processor resources that can then be redirected to more critical functions.

The TSC2007 supports an I<sup>2</sup>C serial bus and data transmission protocol in all three defined modes: standard, fast, and high-speed. It offers programmable resolution of 8 or 12 bits to accommodate different screen sizes and performance needs.

The TSC2007 is available in a 12-lead,  $(1.555 \pm 0.055 \text{mm})$  x  $(2.055 \pm 0.055 \text{mm})$ , 3 x 4 array, wafer chip-scale package (WCSP), and a 16-pin, TSSOP package. The TSC2007 is characterized for the  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  industrial temperature range.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

I2C is a trademark of NXP Semiconductors.

All other trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

# ORDERING INFORMATION(1)

PRODUCT	TYPICAL INTEGRAL LINEARITY (LSB)	TYPICAL GAIN ERROR (LSB)	NO MISSING CODES RESOLUTION (BITS)	PACKAGE TYPE	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
			16-Pin,				TSC2007IPW	Tube, 90	
		0.1	11	5 x 6.4 TSSOP	PW	–40°C to +85°C	TSC2007	TSC2007IPWR	Tape and Reel, 2000
TSC2007I	±1.5			12-Pin, 3 x 4 Matrix,	YZG	-40°C to +85°C	TSC2007I	TSC2007IYZGT	Small Tape and Reel, 250
				1.5 x 2 WCSP	120	-40 C to +65 C	13020071	TSC2007IYZGR	Tape and Reel, 3000

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet, or see the TI website at www.ti.com.

# **ABSOLUTE MAXIMUM RATINGS**(1)

Over operating free-air temperature range (unless otherwise noted).

PRAMETER			TSC2007	UNIT
Mallana	Analog input X+, Y+	-, AUX to GND	-0.4 to V <sub>DD</sub> + 0.1	V
Voltage	Analog input X-, Y-	to GND	-0.4 to V <sub>DD</sub> + 0.1	V
Voltage range	VDD/REF pin to GN	ID	-0.3 to +5	V
Digital input voltage to GND	,		-0.3 to V <sub>DD</sub> + 0.3	V
Digital output voltage to GND	-0.3 to V <sub>DD</sub> + 0.3	V		
Power dissipation	(T <sub>J</sub> Max - T <sub>A</sub> )/θ <sub>JA</sub>			
	TSSOP package		86	
Thermal impedance, $\theta_{JA}$	WCCD realisers	Low-K	113	°C/W
	WCSP package	High-K	62	
Operating free-air temperature range	, T <sub>A</sub>		-40 to +85	°C
Storage temperature range, T <sub>STG</sub>			-65 to +150	°C
Junction temperature, T <sub>J</sub> Max			+150	°C
Land to man another	Vapor phase (60 se	c)	+215	°C
Lead temperature	Infrared (15 sec)		+220	°C
IEC contact discharge (2)	X+, X-, Y+, Y-	X+, X-, Y+, Y-		kV
IEC air discharge <sup>(2)</sup> X+, X-, Y+, Y-			±25	kV

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolute-maximum rated conditions for extended periods may affect device reliability.

(2) Test method based on IEC standard 61000-4-2. Contact Texas Instruments for test details.

# **ELECTRICAL CHARACTERISTICS**

At  $T_A = -40$ °C to +85°C,  $V_{DD} = +1.2$ V to +3.6V, unless otherwise noted.

				TSC2007			
PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
AUXILIARY AN	NALOG INPUT	1	,			"	
Input voltage ra	inge			0		$V_{DD}$	V
Input capacitan	се				12		pF
Input leakage c	urrent			-1		+1	μΑ
A/D CONVERT	ER	1	,			"	
Resolution		Programmable:	8 or 12 bits			12	Bits
No missing cod	es	12-bit resolution	1	11			Bits
Integral linearity	ntegral linearity				±1.5		LSB <sup>(1)</sup>
0#		V <sub>DD</sub> = 1.8V			-1.2		LSB
Offset error	niset error				-3.1		LSB
O-i		V <sub>DD</sub> = 1.8V			0.7		LSB
Gain error	ain error				0.1		LSB
TOUCH SENSO	ORS					'	
DENIDO sull us	register D	$T_A = +25^{\circ}C, V_D$	<sub>D</sub> = 1.8V, command '1011' set '0000'		51		kΩ
PENIRQ pull-up	resistor, K <sub>IRQ</sub>	$T_A = +25^{\circ}C, V_D$	D = 1.8V, command '1011' set '0001'		90		kΩ
Switch	Y+, X+				6		Ω
on-resistance $Y_{-}, X_{-}$					5		Ω
Switch drivers of	drive current <sup>(2)</sup>	100ms duration	1			50	mA
INTERNAL TEI	MPERATURE SEN	SOR					
Temperature ra	nge			-40		+85	°C
		Differential	$V_{DD} = 3V$		1.94		°C/LSB
Resolution		method <sup>(3)</sup>	V <sub>DD</sub> = 1.6V		1.04		°C/LSB
Resolution		TEMP1 (4)	$V_{DD} = 3V$		0.35		°C/LSB
			V <sub>DD</sub> = 1.6V		0.19		°C/LSB
		Differential	$V_{DD} = 3V$		±2		°C/LSB
Acquirocv		method <sup>(3)</sup>	V <sub>DD</sub> = 1.6V		±2		°C/LSB
Accuracy		TEMP1 (4)	$V_{DD} = 3V$	±3			°C/LSB
		I EIVII 1	V <sub>DD</sub> = 1.6V		±3		°C/LSB
INTERNAL OS	CILLATOR						
			V <sub>DD</sub> = 1.2V		3.19		MHz
		8-Bit	V <sub>DD</sub> = 1.8V		3.66		MHz
		0-Bit	$V_{DD} = 2.7V$		3.78		MHz
Internal clock frequency, f <sub>CCLK</sub>			V <sub>DD</sub> = 3.6V		3.82		MHz
			V <sub>DD</sub> = 1.2V		1.6		MHz
		12-Bit	V <sub>DD</sub> = 1.8V		1.83		MHz
		וב טונ	$V_{DD} = 2.7V$		1.88		MHz
			V <sub>DD</sub> = 3.6V		1.91		MHz
Frequency drift		$V_{DD} = 1.6V$			0.0056		%/°C
r requerity utilit		$V_{DD} = 3.0V$			0.012		%/°C

LSB means Least Significant Bit. With VDD/REF pin = +1.6V, one LSB is 391μV.
 Specified by design, but not tested. Exceeding 50mA source current may result in device degradation.
 Difference between TEMP1 and TEMP2 measurement; no calibration necessary.

Temperature drift is -2.1mV/°C.




# **ELECTRICAL CHARACTERISTICS (continued)**

At  $T_A = -40$ °C to +85°C,  $V_{DD} = +1.2V$  to +3.6V, unless otherwise noted.

					Т	SC2007		
PARAMETER			TEST CONDITION	ONS	MIN	TYP	MAX	UNIT
DIGITAL INPU	JT/OUTPUT							
Logic family						CMOS		
	.,	1.2V ≤ V <sub>DD</sub> < 1.6V	,		0.7 × V <sub>DD</sub>		$V_{DD} + 0.3$	V
	V <sub>IH</sub>	1.6V ≤ V <sub>DD</sub> ≤ 3.6V			0.7 × V <sub>DD</sub>		V <sub>DD</sub> + 0.3	V
	.,	1.2V ≤ V <sub>DD</sub> < 1.6V	,		-0.3		0.2 × V <sub>DD</sub>	V
	VIL	1.6V ≤ V <sub>DD</sub> ≤ 3.6V			-0.3		$0.3 \times V_{DD}$	V
	I <sub>IL</sub>	SCL and SDA pin	S		-1		1	μΑ
Logic level	C <sub>IN</sub>	SCL and SDA pin	S				10	pF
	V <sub>OH</sub>	I <sub>OH</sub> = 2 TTL loads			V <sub>DD</sub> - 0.2		$V_{DD}$	V
	V <sub>OL</sub>	I <sub>OL</sub> = 2 TTL loads			0		0.2	V
	I <sub>LEAK</sub>	Floating output	Floating output				1	μΑ
	C <sub>OUT</sub>	Floating output					10	pF
Data format					Stra	ight binary		
POWER-SUP	PLY REQUIREMEI	NTS						
Power-supply	voltage, V <sub>DD</sub>	Specified perform	ance		1.2		3.6	V
			V <sub>DD</sub> = 1.2V	32.56k eq rate		128	190	μΑ
				8.2k eq rate		32.24		μΑ
Quiescent sup	ply current	12-bit Fast mode		34.42k eq rate		165	240	μΑ
(V <sub>DD</sub> with sens		(clock = 400kHz) PD[1:0] = 0,0	$V_{DD} = 1.8V$	8.2k eq rate		39.31		μА
				34.79k eq rate		226.2	335	μΑ
			$V_{DD} = 2.7V$	8.2k eq rate		53.32		μΑ
Power down s	upply current	Not addressed, So	Not addressed, SCL = SDA = 1			0	0.8	μΑ
POWER ON/C	FF SLOPE REQU	IREMENTS					<u> </u>	
V <sub>DD</sub> off ramp		$T_A = -40^{\circ}\text{C to } +85^{\circ}$	5°C		2			kV/s
		$T_A = -40^{\circ}\text{C to } +85^{\circ}$	5°C, V <sub>DD</sub> = 0V		1.2			S
V <sub>DD</sub> off time		$T_A = -20^{\circ}\text{C to } +85^{\circ}$	5°C, V <sub>DD</sub> = 0V		0.3			S
V <sub>DD</sub> on ramp		$T_A = -40^{\circ}\text{C to } +85^{\circ}$	i°C		12			kV/s



# **PIN CONFIGURATIONS**



## **PIN ASSIGNMENTS**

PIN	NO.	PIN			
TSSOP	WCSP	NAME	I/O	A/D	DESCRIPTION
1	A2	VDD/REF			Supply voltage and external reference input
2	A3	X+	I	Α	X+ channel input
3	В3	Y+	I	Α	Y+ channel input
4	C3	X-	I	Α	X- channel input
5	D3	Y-	I	Α	Y- channel input
6	D2	GND			Ground
7	_	NC			No connection
8	_	NC			No connection
9	_	NC			No connection
10	B1	PENIRQ	0	D	Data available interrupt output. A delayed (process delay) pen touch detect. Pin polarity with active low.
11	C1	SDA	I/O	D	Serial data I/O
12	D1	SCL	I/O	D	Serial clock. This pin is normally an input, but acts as an output when the device stretches the clock to delay a bus transfer.
13	C2	A1	I	D	Address input bit 1
14	B2	A0	I	D	Address input bit 0
15	_	NC			No connection
16	A1	AUX	I	Α	Auxiliary channel input

Copyright © 2007–2009, Texas Instruments Incorporated



# **TIMING INFORMATION**




Figure 1. Detailed I/O Timing

# TIMING REQUIREMENTS: I<sup>2</sup>C Standard Mode (SCL = 100kHz)

All specifications typical at  $-40^{\circ}$ C to  $+85^{\circ}$ C,  $V_{DD} = 1.6$ V, unless otherwise noted.

2-WIRE STANDARD MODE	PARAMETER	s	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SCL clock frequency		f <sub>SCL</sub>		0		100	kHz
Bus free time between a STOP and START	condition	t <sub>BUF</sub>		4.7			μs
Hold time (repeated) START condition		t <sub>HD, STA</sub>		4.0			μs
Low period of SCL clock		t <sub>LOW</sub>		4.7			μs
High period of the SCL clock		t <sub>HIGH</sub>		4.0			μs
Setup time for a repeated START condition		t <sub>SU, STA</sub>		4.7			μs
Data hold time		t <sub>HD, DAT</sub>		0		3.45	μs
Data setup time				250			ns
Rise time for both SDA and SCL signals (re-	ceiving)	t <sub>R</sub>	C <sub>b</sub> = total bus capacitance			1000	ns
Fall time for both SDA and SCL signals (rec	eiving)	t <sub>F</sub>	C <sub>b</sub> = total bus capacitance			300	ns
Fall time for both SDA and SCL signals (tran	nsmitting)	t <sub>F</sub>	C <sub>b</sub> = total bus capacitance			250	ns
Setup time for STOP condition		t <sub>SU, STO</sub>		4.0			μs
Capacitive load for each bus line		C <sub>b</sub>	C <sub>b</sub> = total capacitance of one bus line in pF			400	pF
Overla direct	8 bits		40 SCL + 127 CCLK, V <sub>DD</sub> = 1.8V		434.7		μs
Cycle time	12 bits		49 SCL + 148 CCLK, V <sub>DD</sub> = 1.8V		570.9		μs
F(( ) )	8 bits		V <sub>DD</sub> = 1.8V		2.3		kSPS
Effective throughput	12 bits		V <sub>DD</sub> = 1.8V		1.75		kSPS
F	8 bits		V <sub>DD</sub> = 1.8V		16.1		kHz
Equivalent rate = effective throughput × 7	12 bits		V <sub>DD</sub> = 1.8V		12.26		kHz

# TIMING REQUIREMENTS: $I^2C$ Fast Mode (SCL = 400kHz)

All specifications typical at  $-40^{\circ}$ C to  $+85^{\circ}$ C,  $V_{DD}$  = 1.6V, unless otherwise noted.

2-WIRE FAST MODE PARA	METERS		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SCL clock frequency		f <sub>SCL</sub>		0		400	kHz
Bus free time between a STOP and START condition				1.3			μs
Hold time (repeated) START condition		t <sub>HD, STA</sub>		0.6			μs
Low period of SCL clock		t <sub>LOW</sub>		1.3			μs
High period of the SCL clock		t <sub>HIGH</sub>		0.6			μs
Setup time for a repeated START condition		t <sub>SU, STA</sub>		0.6			μs
Data hold time		t <sub>HD, DAT</sub>		0		0.9	μs
Data setup time				100			ns
Rise time for both SDA and SCL signals (rece	iving)	t <sub>R</sub>	C <sub>b</sub> = total bus capacitance	20+0.1×C <sub>b</sub>		300	ns
Fall time for both SDA and SCL signals (recei	ving)	t <sub>F</sub>	C <sub>b</sub> = total bus capacitance	20+0.1×C <sub>b</sub>		300	ns
Fall time for both SDA and SCL signals (trans	mitting)	t <sub>F</sub>	C <sub>b</sub> = total bus capacitance	20+0.1×C <sub>b</sub>		250	ns
Setup time for STOP condition		t <sub>SU, STO</sub>		0.6			μs
Capacitive load for each bus line		C <sub>b</sub>	C <sub>b</sub> = total capacitance of one bus line in pF			400	pF
Cycle time	8 bits		40 SCL + 127 CCLK, V <sub>DD</sub> = 1.8V		134.7		μs
Cycle time	12 bits		49 SCL + 148 CCLK, V <sub>DD</sub> = 1.8V		203.4		μs
Effective throughout	8 bits		V <sub>DD</sub> = 1.8V		7.42		kSPS
Effective throughput	12 bits		V <sub>DD</sub> = 1.8V		4.92		kSPS
Equivalent rate offective throughout 7	8 bits		V <sub>DD</sub> = 1.8V		51.97		kHz
Equivalent rate = effective throughput × 7	12 bits		V <sub>DD</sub> = 1.8V		34.42		kHz

# TIMING REQUIREMENTS: I<sup>2</sup>C High-Speed Mode (SCL = 1.7MHz)

All specifications typical at  $-40^{\circ}$ C to  $+85^{\circ}$ C,  $V_{DD} = 1.6$ V, unless otherwise noted.

2-WIRE HIGH-SPEED MODE	PARAMETERS	}	TEST CONDITIONS	MIN TY	P MAX	UNIT
SCL clock frequency		f <sub>SCL</sub>		0	1.7	MHz
Hold time (repeated) START condition		t <sub>HD, STA</sub>		160		ns
Low period of SCL clock		t <sub>LOW</sub>		320		ns
High period of the SCL clock		t <sub>HIGH</sub>		120		ns
Setup time for a repeated START condition		t <sub>SU, STA</sub>		160		ns
Data hold time		t <sub>HD, DAT</sub>		0	150	ns
Data setup time		t <sub>SU, DAT</sub>		10		ns
Rise time for SCL signal (receiving)		t <sub>R</sub>	C <sub>b</sub> = total bus capacitance	20	80	ns
Rise time for SDA signal (receiving)			C <sub>b</sub> = total bus capacitance	20	160	ns
Fall time for SCL signal (receiving)		t <sub>F</sub>	C <sub>b</sub> = total bus capacitance	20	80	ns
Fall time for SDA signal (receiving)		t <sub>F</sub>	C <sub>b</sub> = total bus capacitance	20	160	ns
Fall time for both SDA and SCL signals (trans	mitting)	t <sub>F</sub>	C <sub>b</sub> = total bus capacitance	20	160	ns
Setup time for STOP condition		t <sub>SU, STO</sub>		160		ns
Capacitive load for each bus line		C <sub>b</sub>	C <sub>b</sub> = total capacitance of one bus line in pF		400	pF
Cycle time	8 bits		40 SCL + 127 CCLK, V <sub>DD</sub> = 1.8V	58	2	μs
Cycle time	12 bits		49 SCL + 148 CCLK, V <sub>DD</sub> = 1.8V	109	7	μs
Effective throughout	8 bits		$V_{DD} = 1.8V$	17.1	7	kSPS
Effective throughput	12 bits		V <sub>DD</sub> = 1.8V	9.1	2	kSPS
Equivalent rate – effective throughout v 7	8 bits		V <sub>DD</sub> = 1.8V	120.2	2	kHz
Equivalent rate = effective throughput × 7	12 bits		V <sub>DD</sub> = 1.8V	63.8	1	kHz

Product Folder Link(s): TSC2007



# TIMING REQUIREMENTS: $I^2C$ High-Speed Mode (SCL = 3.4MHz)


All specifications typical at  $-40^{\circ}$ C to  $+85^{\circ}$ C,  $V_{DD} = 1.6$ V, unless otherwise noted.


2-WIRE HIGH-SPEED MODE	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
SCL clock frequency		f <sub>SCL</sub>		0		3.4	MHz
Hold time (repeated) START condition		t <sub>HD, STA</sub>		160			ns
Low period of SCL clock		t <sub>LOW</sub>		160			ns
High period of the SCL clock		t <sub>HIGH</sub>		60			ns
Setup time for a repeated START condition		t <sub>SU, STA</sub>		160			ns
Data hold time		t <sub>HD, DAT</sub>		0		70	ns
Data setup time		t <sub>SU, DAT</sub>		10			ns
Rise time for SCL signal (receiving)		t <sub>R</sub>	C <sub>b</sub> = total bus capacitance	10		40	ns
Rise time for SDA signal (receiving)		t <sub>R</sub>	C <sub>b</sub> = total bus capacitance	10		80	ns
Fall time for SCL signal (receiving)		t <sub>F</sub>	C <sub>b</sub> = total bus capacitance	10		40	ns
Fall time for SDA signal (receiving)		t <sub>F</sub>	C <sub>b</sub> = total bus capacitance	10		80	ns
Fall time for both SDA and SCL signals (tran	nsmitting)	t <sub>F</sub>	C <sub>b</sub> = total bus capacitance	10		80	ns
Setup time for STOP condition		t <sub>SU, STO</sub>		160			ns
Capacitive load for each bus line		C <sub>b</sub>	C <sub>b</sub> = total capacitance of one bus line in pF			100	pF
Civale time	8 bits		40 SCL + 127 CCLK, V <sub>DD</sub> = 1.8V		46.5		μs
Cycle time	12 bits		49 SCL + 148 CCLK, V <sub>DD</sub> = 1.8V		95.3		μs
Fife sking the second	8 bits		V <sub>DD</sub> = 1.8V		21.52		kSPS
Effective throughput	12 bits		V <sub>DD</sub> = 1.8V		10.49		kSPS
Facility along trade office this a throughput 7	8 bits		V <sub>DD</sub> = 1.8V	1	50.65		kHz
Equivalent rate = effective throughput × 7	12 bits		V <sub>DD</sub> = 1.8V		73.46		kHz





## TYPICAL CHARACTERISTICS


At T<sub>A</sub> = -40°C to +85°C, V<sub>DD</sub> = +1.2V to +3.6V, PD1 = PD0 = 0, Fast mode, 12-bit mode, non-continuous AUX measurement, and MAV filter enabled (see MAV Filter section), unless otherwise noted.




















# **TYPICAL CHARACTERISTICS (continued)**


At  $T_A = -40$ °C to +85°C,  $V_{DD} = +1.2V$  to +3.6V, PD1 = PD0 = 0, Fast mode, 12-bit mode, non-continuous AUX measurement, and MAV filter enabled (see MAV Filter section), unless otherwise noted.















Submit Documentation Feedback


Copyright © 2007–2009, Texas Instruments Incorporated





# **TYPICAL CHARACTERISTICS (continued)**


At  $T_A = -40^{\circ}\text{C}$  to +85°C,  $V_{DD} = +1.2\text{V}$  to +3.6V, PD1 = PD0 = 0, Fast mode, 12-bit mode, non-continuous AUX measurement, and MAV filter enabled (see MAV Filter section), unless otherwise noted.













#### **OVERVIEW**

The TSC2007 is an analog interface circuit for a human interface touch screen device. All peripheral functions are controlled through the command byte and onboard state machines. The TSC2007 features include:

- Very low-power touch screen controller
- · Very small onboard footprint
- Relieves host from tedious routine tasks by preprocessing, thus saving resources for more critical tasks
- Ability to work on very low supply voltage
- Minimal connection interface allows easiest isolation and reduces the number of dedicated I/O pins required
- Miniature, yet complete; requires no external supporting component
- Enhanced electrostatic discharge (ESD) protection

The TSC2007 consists of the following blocks (refer to the block diagram on the front page):

- Touch Screen Sensor Interface
- Auxiliary Input (AUX)
- Temperature Sensor
- · Acquisition Activity Preprocessing
- Internal Conversion Clock
- I<sup>2</sup>C Interface

Communication with the TSC2007 is done via an I<sup>2</sup>C serial interface. The TSC2007 is an I<sup>2</sup>C slave device; therefore, data are shifted into or out of the TSC2007 under control of the host microprocessor, which also provides the serial data clock.

Control of the TSC2007 and its functions is accomplished by writing to the command register of an internal state machine. A simple command protocol compatible with I<sup>2</sup>C is used to address this register.

A typical application of the TSC2007 is shown in Figure 19.




Figure 19. Typical Circuit Configuration

#### **TOUCH SCREEN OPERATION**

A resistive touch screen operates by applying a voltage across a resistor network and measuring the change in resistance at a given point on the matrix where the screen is touched by an input (stylus, pen, or finger). The change in the resistance ratio marks the location on the touch screen.

The TSC2007 supports resistive 4-wire configurations, as shown in Figure 20. The circuit determines location in two coordinate pair dimensions, although a third dimension can be added for measuring pressure.

## 4-WIRE TOUCH SCREEN COORDINATE PAIR MEASUREMENT

A 4-wire touch screen is typically constructed as shown in Figure 20. It consists of two transparent resistive layers separated by insulating spacers.




Figure 20. 4-Wire Touch Screen Construction

The 4-wire touch screen panel works by applying a voltage across the vertical or horizontal resistive network. The A/D converter converts the voltage measured at the point where the panel is touched. A measurement of the Y position of the pointing device is made by connecting the X+ input to a data converter chip, turning on the Y+ and Y- drivers, and digitizing the voltage seen at the X+ input. The voltage measured is determined by the voltage divider developed at the point of touch. For this measurement, the horizontal panel resistance in the X+ lead does not affect the conversion because of the high input impedance of the A/D converter.

Voltage is then applied to the other axis, and the A/D converter converts the voltage representing the X position on the screen. This process provides the X and Y coordinates to the associated processor.

Measuring touch pressure (Z) can also be done with the TSC2007. To determine pen or finger touch, the pressure of the *touch* must be determined. Generally, it is not necessary to have very high performance for this test; therefore, 8-bit resolution mode may be sufficient (however, data sheet calculations are shown using the 12-bit resolution mode). There are several different ways of performing this measurement. The TSC2007 supports two methods. The first method requires knowing the X-plate resistance, the measurement of the X-position, and two additional cross panel measurements ( $Z_2$  and  $Z_1$ ) of the touch screen (see Figure 21). Equation 1 calculates the touch resistance:

$$R_{TOUCH} = R_{X-plate} \cdot \frac{X_{Position}}{4096} \left( \frac{Z_2}{Z_1} - 1 \right)$$
 (1)




The second method requires knowing both the X-plate and Y-plate resistance, measurement of X-position and Y-position, and  $Z_1$ . Equation 2 also calculates the touch resistance:

$$R_{\text{TOUCH}} = \frac{R_{\text{X-plate}} \cdot X_{\text{Position}}}{4096} \left(\frac{4096}{Z_1} - 1\right) - R_{\text{Y-plate}} \cdot \left(1 - \frac{Y_{\text{Position}}}{4096}\right) \tag{2}$$

$$X + \text{Touch}$$

$$X - \text{Neasure X-Position}$$

$$X - \text{Neasure X-Position}$$






Figure 21. Pressure Measurement

When the touch panel is pressed or touched and the drivers to the panel are turned on, the voltage across the touch panel often overshoots and then slowly settles down (decays) to a stable dc value. This effect is a result of mechanical bouncing caused by vibration of the top layer sheet of the touch panel when the panel is pressed. This settling time must be accounted for, or else the converted value is incorrect. Therefore, a delay must be introduced between the time the driver for a particular measurement is turned on, and the time a measurement is made.

In some applications, external capacitors may be required across the touch screen for filtering noise picked up by the touch screen (for example, noise generated by the LCD panel or back-light circuitry). The value of these capacitors provides a low-pass filter to reduce the noise, but creates an additional settling time requirement when the panel is touched. The settling time typically shows up as gain error.

To solve this problem, the TSC2007 can be commanded to turn on the drivers only, without performing a conversion. Time can then be allowed to perform a conversion before the command is issued.

The TSC2007 touch screen interface can measure position (X,Y) and pressure (Z).



#### INTERNAL TEMPERATURE SENSOR

In some applications, such as battery recharging, an ambient temperature measurement is required. The temperature measurement technique used in the TSC2007 relies on the characteristics of a semiconductor junction operating at a fixed current level. The forward diode voltage ( $V_{BE}$ ) has a well-defined characteristic versus temperature. The ambient temperature can be predicted in applications by knowing the +25°C value of the  $V_{BE}$  voltage and then monitoring the delta of that voltage as the temperature changes.

The TSC2007 offers two modes of temperature measurement. The first mode requires calibration at a known temperature, but only requires a single reading to predict the ambient temperature. The TEMP1 diode, shown in Figure 22, is used during this measurement cycle. This voltage is typically 580mV at +25°C with a 10 $\mu$ A current. The absolute value of this diode voltage can vary by a few millivolts; the temperature coefficient (T<sub>C</sub>) of this voltage is very consistent at -2.1mV/°C. During the final test of the end product, the diode voltage would be stored at a known room temperature, in system memory, for calibration purposes by the user. The result is an equivalent temperature measurement resolution of 0.35°C/LSB (1LSB = 732 $\mu$ V with V<sub>REF</sub> = 3.0V).




Figure 22. Functional Block Diagram of Temperature Measurement Mode

The second mode does not require a test temperature calibration, but uses a two-measurement (differential) method to eliminate the need for absolute temperature calibration and for achieving 2°C/LSB accuracy. This mode requires a second conversion of the voltage across the TEMP2 diode with a resistance 91 times larger than the TEMP1 diode. The voltage difference between the first (TEMP1) and second (TEMP2) conversion is represented by:

$$\Delta V = \frac{kT}{q} \cdot \ln(N) \tag{3}$$

Where:

N =the resistance ratio = 91.

k = Boltzmann's constant =  $1.3807 \times 10^{-23}$  J/K (joules/kelvins).

 $q = the electron charge = 1.6022 \times 10^{-19} C (coulombs).$ 

T = the temperature in kelvins (K).

This method can provide a much improved absolute temperature measurement, but a lower resolution of 1.6°C/LSB. The resulting equation to solve for T is:

$$T = \frac{q \cdot \Delta V}{k \cdot \ln(N)} \tag{4}$$

Where:

 $\Delta V = V_{BE} (TEMP2) - V_{BE} (TEMP1) (in mV)$ 

 $\therefore$  T = 2.573 ·  $\Delta$ V (in K)

or T =  $2.573 \cdot \Delta V - 273$  (in °C)

Temperature 1 and temperature 2 measurements have the same timing as the other data acquisition cycles shown in Figure 33 and Figure 34.

Copyright © 2007–2009, Texas Instruments Incorporated



#### **ANALOG-TO-DIGITAL CONVERTER**

Figure 23 shows the analog inputs of the TSC2007. The analog inputs (X, Y, and Z touch panel coordinates, chip temperature and auxiliary inputs) are provided via a multiplexer to the Successive Approximation Register (SAR) A/D converter. The A/D architecture is based on capacitive redistribution architecture, which inherently includes a sample-and-hold function.




Figure 23. Analog Input Section (Simplified Diagram)

A unique configuration of low on-resistance switches allows an unselected A/D converter input channel to provide power and an accompanying pin to provide ground for driving the touch panel. By maintaining a differential input to the converter and a differential reference input architecture, it is possible to negate errors caused by the driver switch on-resistance.

#### Reference

The TSC2007 uses an external voltage reference that is applied to the VDD/REF pin. The upper reference voltage range is the same as the supply voltage range, which allows for simple, 1.2V to 3.6V, single-supply operation of the chip.

#### **Reference Mode**

There is a critical item regarding the reference when making measurements while the switch drivers are on. For this discussion, it is useful to consider the basic operation of the TSC2007 (see Figure 19). The application used in the following example shows the device being used to digitize a resistive touch screen. If the touch screen controller uses a single-ended reference mode, as shown in Figure 24, a measurement of the current Y position of the pointing device is made by connecting the X+ input to the A/D converter, turning on the Y+ and Y- drivers, and digitizing the voltage on X+. For this measurement, the resistance in the X+ lead does not affect the conversion; it does affect the settling time, but the resistance is usually small enough that this timing is not a concern. However, because the resistance between Y+ and Y- is fairly low, the on-resistance of the Y drivers does make a small difference. Under the situation outlined so far, it would not be possible to achieve a 0V input or a full-scale input regardless of where the pointing device is on the touch screen because some voltage is lost across the internal switches. In addition, the internal switch resistance is unlikely to track the resistance of the touch screen, providing an additional source of error. Therefore, the TSC2007 does not support single-ended reference mode.




Figure 24. Simplified Diagram of Single-Ended Reference

This situation is resolved, as shown in Figure 25, by using the differential mode; the +REF and -REF inputs are connected directly to Y+ and Y-, respectively. This mode makes the A/D converter ratiometric. The result of the conversion is always a percentage of the external reference, regardless of how it changes in relation to the on-resistance of the internal switches.




Figure 25. Simplified Diagram of Differential Reference (Both Y Switches Enabled, X+ is Analog Input)

Copyright © 2007–2009, Texas Instruments Incorporated



#### **Touch Screen Settling**

In some applications, external capacitors may be required across the touch screen to filter noise picked up by the touch screen (that is, noise generated by the LCD panel or backlight circuitry). These capacitors provide a low-pass filter to reduce the noise, but they also cause a settling time requirement when the panel is touched. The settling time typically shows up as a gain error. The problem is that the input and/or reference has not settled to its final steady-state value before the A/D converter samples the input(s) and provides the digital output. Additionally, the reference voltage may continue to change during the measurement cycle.

To resolve these settling-time problems, the TSC2007 can be commanded to turn on the drivers only without performing a conversion (see Table 3). Time can then be allowed, before the command is issued, to perform a conversion. Generally, the time it takes to communicate the conversion command over the I<sup>2</sup>C bus is adequate for the touch screen to settle.

#### Variable Resolution

The TSC2007 provides either 8-bit or 12-bit resolution for the A/D converter. Lower resolution is often practical for measuring slow changing signals such as touch pressure. Performing the conversions at lower resolution reduces the amount of time it takes for the A/D converter to complete its conversion process, which also lowers power consumption.

#### 8-Bit Conversion

The TSC2007 provides an 8-bit conversion mode (M = 1) that can be used when faster throughput is needed, and the digital result is not as critical (for example, measuring pressure). By switching to the 8-bit mode, a conversion result can be read by transferring only one data byte. The internal clock runs twice as fast at 4MHz.


The faster clock shortens each conversion by four bits and reduces data transfer time, which results in fewer clock cycles and provides lower power consumption.

#### **Conversion Clock and Conversion Time**

The TSC2007 contains an internal clock, which drives the state machines inside the device that perform the many functions of the part. This clock is divided down to provide a clock that runs the A/D converter. The frequency of this clock is 4MHz clock for 8-bit mode, and 2MHz for the 12-bit mode.

# **Data Format**

The TSC2007 output data are in straight binary format as shown in Figure 26. This figure shows the ideal output code for the given input voltage and does not include the effects of offset, gain, or noise.



- (1) Reference voltage at converter: +REF (-REF). See Figure 23.
- (2) Input voltage at converter, after multiplexer: +IN (-IN). See Figure 23.

Figure 26. Ideal Input Voltages and Output Codes

#### **Touch Detect**

The  $\overline{\text{PENIRQ}}$  can be used as an interrupt to the host.  $R_{\text{IRQ}}$  is an internal pull-up resistor with a programmable value of either  $50\text{k}\Omega$  (default) or  $90\text{k}\Omega$ . Write command '1011' (setup command) followed by data '0001' sets the pull-up to  $90\text{k}\Omega$ . **NOTE:** The first three bits must be '0's and the select bit is the last bit. To change the pull-up back to  $50\text{k}\Omega$ , issue write command '1011' followed by data '0000'.

An example for the Y-position measurement is detailed in Figure 27. The PENIRQ output is pulled high by an internal pull-up. While in power-down mode with PD0 = 0, the Y- driver is on and connected to GND, and the PENIRQ output is connected to the X+ input. When the panel is touched, the X+ input is pulled to ground through the touch screen, and the PENIRQ output goes low because of the current path through the panel to GND, initiating an interrupt to the processor. During the measurement cycle for X-, Y-, and Z-position, the X+ input is disconnected from the PENIRQ pull-down transistor to eliminate any pull-up resistor leakage current from flowing through the touch screen, thus causing no errors.

In addition to the measurement cycles for X-, Y-, and Z-position, commands that activate the X-drivers, Y-drivers, and Y+ and X-drivers without performing a measurement also disconnect the X+ input from the  $\overline{\text{PENIRQ}}$  pull-down transistor, and disable the pen-interrupt output function, regardless of the value of the PD0 bit. Under these conditions, the  $\overline{\text{PENIRQ}}$  output is forced low. Furthermore, if the last command byte written to the TSC2007 contains PD0 = 1, the pen-interrupt output function is disabled and cannot detect when the panel is touched. In order to re-enable the pen-interrupt output function under these circumstances, a command byte must be written to the TSC2007 with PD0 = 0.

When the bus master sends the address byte with the  $R/\overline{W}$  bit = 0, and the TSC2007 sends an acknowledge, the pen-interrupt function is disabled. If the command that follows the address byte contains PD0 = 0, then the pen-interrupt function is enabled at the end of a conversion. This action is approximately 100 $\mu$ s (12-bit mode) or 50 $\mu$ s (8-bit mode) after the TSC2007 receives a STOP/START condition, following the receipt of a command byte (see Figure 31 and Figure 30 for further details about when the conversion cycle begins).

In both cases previously listed, it is recommended that whenever the host writes to the TSC2007, the master processor masks the interrupt associated to PENIRQ. This masking prevents false triggering of interrupts when the PENIRQ line is disabled in the cases previously listed.




Figure 27. Example of a Pen-Touch Induced Interrupt via the PENIRQ Pin



#### Preprocessing

The TSC2007 has a combined MAV filter (median value filter and averaging filter).

#### **MAV Filter**

If the acquired signal source is noisy because of the digital switching circuit, it may necessary to evaluate the data without noise. In this case, the median value filter operation helps remove the *noise*. The array of seven converted results is sorted first. The middle three values are then averaged to produce the output value of the MAV filter.

The MAV filter is applied to all measurements for all analog inputs including the touch screen inputs, temperature measurements TEMP1 and TEMP2, and auxiliary input AUX. To shorten the conversion time, the MAV filter may be bypassed through the setup command; see Table 3 and Table 4.



Figure 28. MAV Filter Operation (Patent Pending)

#### I<sup>2</sup>C INTERFACE

The TSC2007 supports the I<sup>2</sup>C serial bus and data transmission protocol in all three defined modes: standard, fast, and high-speed. A device that sends data onto the bus is defined as a transmitter, and a device receiving data as a receiver. The device that controls the message is called a *master*. The devices that are controlled by the master are *slaves*. The bus must be controlled by a master device that generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions. The TSC2007 operates as a slave on the I<sup>2</sup>C bus. Connections to the bus are made via the open-drain I/O lines, SDA and SCL.

The following bus protocol has been defined (see Figure 29):

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as control signals.

Accordingly, the following bus conditions have been defined:

Bus Not Busy — Both data and clock lines remain HIGH.

**Start Data Transfer** — A change in the state of the data line, from HIGH to LOW, while the clock is HIGH, defines a START condition.

**Stop Data Transfer** — A change in the state of the data line, from LOW to HIGH, while the clock line is HIGH, defines the STOP condition.

Data Valid — The state of the data line represents valid data, when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal. There is one clock pulse per bit of data.
Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between START and STOP conditions is not limited and is determined by the master device. The information is transferred byte-wise and each receiver acknowledges with a ninth-bit.
Within the I<sup>2</sup>C bus specifications, a standard mode (100kHz clock rate), a fast mode (400kHz clock rate), and a high-speed mode (1.7MHz or 3.4MHz clock rate) are each defined. The TSC2007 works in all three modes.

**Acknowledge** — Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse that is associated with this acknowledge bit.

A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.

Copyright © 2007–2009, Texas Instruments Incorporated



Figure 29 details how data transfer is accomplished on the I<sup>2</sup>C bus. Depending upon the state of the R/W bit, two types of data transfer are possible:

- 1. **Data transfer from a master transmitter to a slave receiver.** The first byte transmitted by the master is the slave address. Next follows a number of data bytes. The slave returns an acknowledge bit after the slave address and each received byte.
- 2. Data transfer from a slave transmitter to a master receiver. The first byte, the slave address, is transmitted by the master. The slave then returns an acknowledge bit. Next, a number of data bytes are transmitted by the slave to the master. The master returns an acknowledge bit after all received bytes other than the last byte. At the end of the last received byte, a not-acknowledge is returned.

The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer ends with a STOP condition or a repeated START condition. Because a repeated START condition is also the beginning of the next serial transfer, the bus is not released.

The TSC2007 may operate in the following two modes:

- Slave Receiver Mode: Serial data and clock are received through SDA and SCL. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit.
- 2. Slave Transmitter Mode: The first byte (the slave address) is received and handled as in the slave receiver mode. However, in this mode, the direction bit indicates that the transfer direction is reversed. Serial data are transmitted on SDA by the TSC2007 while the serial clock is input on SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer.

# I<sup>2</sup>C Fast or Standard Mode (F/S Mode)

In I<sup>2</sup>C Fast or Standard (F/S) mode, serial data transfer must meet the timing shown in the Timing Information section.

In the serial transfer format of F/S mode, the master signals the beginning of a transmission to a slave with a START condition (S), which is a high-to-low transition on the SDA input while SCL is high. When the master has finished communicating with the slave, the master issues a STOP condition (P), which is a low-to-high transition on SDA while SCL is high, as shown in Figure 29. The bus is free for another transmission after a STOP condition has occurred. Figure 29 shows the complete F/S mode transfer on the I<sup>2</sup>C, 2-wire serial interface. The address byte, control byte, and data byte are transmitted between the START and STOP conditions. The SDA state is only allowed to change while SCL is low, except for the START and STOP conditions. Data are transmitted in 8-bit words. Nine clock cycles are required to transfer the data into or out of the device (8-bit word plus acknowledge bit).




Figure 29. Complete Fast- or Standard-Mode Transfer

22

## I<sup>2</sup>C High-Speed Mode (Hs Mode)

The TSC2007 can operate with high-speed I<sup>2</sup>C masters. To do so, the pull-up resistor on SCL must be changed to an active pull-up, as recommended in the I<sup>2</sup>C specification.

Serial data transfer format in High-Speed (Hs) mode meets the Fast or Standard (F/S) mode I<sup>2</sup>C bus specification. Hs mode can only commence after the following conditions (all of which are in F/S mode) exist:

- 1. START condition (S)
- 2. 8-bit master code (00001xxx)
- 3. Not-acknowledge bit (N)

Figure 30 shows this sequence in more detail. Hs-mode master codes are reserved 8-bit codes used only for triggering Hs mode, and are not to be used for slave addressing or any other purpose. The master code indicates to other devices that an Hs-mode transfer is about to begin and the connected devices must meet the Hs mode specification. Because no device is allowed to acknowledge the master code, the master code is followed by a not-acknowledge bit (N).

After the not-acknowledge bit (N) and SCL have been pulled-up to a HIGH level, the master switches to Hs-mode and enables the current-source pull-up circuit for SCL (at time  $t_H$  shown in Figure 30). Because other devices can delay the serial transfer before  $t_H$  by stretching the LOW period of SCL, the master enables the current-source pull-up circuit when all devices have released SCL, and SCL has reached a HIGH level, thus speeding up the last part of the rise time of the SCL.

The master then sends a repeated START condition (Sr) followed by a 7-bit slave address with a R/W bit address, and receives an acknowledge bit (A) from the selected slave. After a repeated START (Sr) condition and after each acknowledge bit (A) or not-acknowledge bit (N), the master disables its current-source pull-up circuit. This disabling enables other devices, such as the TSC2007, to delay the serial transfer (until the converted data are stored in the TSC internal shift register) by stretching the LOW period of SCL. The master re-enables its current-source pull-up circuit again when all devices have released SCL, and SCL reaches a HIGH level, which speeds up the last part of the SCL signal rise time.

Data transfer continues in Hs mode after the next repeated START (Sr), and only switches back to F/S mode after a STOP condition (P). To reduce the overhead of the master code, it is possible for the master to link a number of Hs mode transfers, separated by repeated START conditions (Sr).




Figure 30. Complete High-Speed Mode Transfer

Copyright © 2007–2009, Texas Instruments Incorporated



#### **DIGITAL INTERFACE**

#### **ADDRESS BYTE**

The TSC2007 has a 7-bit slave address word. The first five bits (MSBs) of the slave address are factory-preset to comply with the I<sup>2</sup>C standard for A/D converters and are always set at '10010'. The logic state of the address input pins (A1-A0) determines the two LSBs of the device address to activate communication. Therefore, a maximum of four devices with the same preset code can be connected on the same bus at one time.

The A1-A0 address inputs are read whenever an address byte is received, and should be connected to the supply pin (VDD/REF) or the ground pin (GND). The slave address is latched into the TSC2007 on the falling edge of SCL after the read/write bit has been received by the slave.

The last bit of the address byte  $(R/\overline{W})$  defines the operation to be performed. When set to a '1', a read operation is selected; when set to a '0', a write operation is selected. Following the START condition, the TSC2007 monitors the SDA bus, checking the device type identifier being transmitted. Upon receiving the '10010' code, the appropriate device select bits, and the  $R/\overline{W}$  bit, the slave device outputs an acknowledge signal on the SDA line.

Table 1. I<sup>2</sup>C Slave Address Byte

MSB D7	D6	D5	D4	D3	D2	D1	LSB D0
1	0	0	1	0	A1	A0	R/W

Bit D0: R/W

- 1: I<sup>2</sup>C master read from TSC (I<sup>2</sup>C read addressing).
- 0: I<sup>2</sup>C master write to TSC (I<sup>2</sup>C write addressing).

# **COMMAND BYTE**

Table 2. Command Byte Definition (Excluding the Setup Command)<sup>(1)</sup>

BIT	NAME	DESCRIPTION
D7-D4	C3-C0	All Converter Function Select bits as detailed in Table 3, except for the setup command ('1011').
D3-D2	PD1-PD0	00: Power down between cycles. PENIRQ enabled. 01: A/D converter on. PENIRQ disabled. 10: A/D converter off. PENIRQ enabled. 11: A/D converter on. PENIRQ disabled.
D1	М	0: 12-bit (Lower speed referred to as the 2MHz clock). 1: 8-bit (Higher speed referred to as the 4MHz clock).
D0	Х	Don't care.

<sup>(1)</sup> The command byte definition for the setup command is shown in Table 4.

**Bits D7-D4: C3-C0**—Converter function select bits. These bits select the input to be converted and the converter function to be executed, activate the drivers, and configure the  $\overline{\text{PENIRQ}}$  pull-up resistor ( $R_{IRQ}$ ). Table 3 lists the possible converter functions.

**Bits D3-D2: PD1-PD0**—Power-down bits. These two bits select the power-down mode that the TSC2007 will be in after the current command completes, as shown in Table 2.

It is recommended to set PD0 = 0 in each command byte to get the lowest power consumption possible. If multiple X-, Y-, and Z-position measurements will be done one right after another (such as when averaging), PD0 =1 will leave the touch screen drivers on at the end of each conversion cycle.

Bit D1: M—Mode bit. If M = 0, the TSC2007 is in 12-bit mode. If M = 1, 8-bit mode is selected.

Bit D0: X—Don't care.

When the TSC2007 powers up, the power-down bits must be written to ensure that the device is placed into the mode that achieves the lowest power. Therefore, immediately after power-up, send a command byte that sets PD1 = PD0 = 0, so that the device will be in the lowest power mode, powering down between conversions.

**Table 3. Converter Function Select** 

<b>C</b> 3	C2	C1	CO	FUNCTION	INPUT TO A/D CONVERTER	X-DRIVERS	Y-DRIVERS	ACK	REFERENCE MODE
0	0	0	0	Measure TEMP0	TEMP0	OFF	OFF	Υ	Single-Ended
0	0	0	1	Reserved	N/A	OFF	OFF	N	Single-Ended
0	0	1	0	Measure AUX	AUX	OFF	OFF	Υ	Single-Ended
0	0	1	1	Reserved	N/A	OFF	OFF	N	Single-Ended
0	1	0	0	Measure TEMP1	TEMP1	OFF	OFF	Υ	Single-Ended
0	1	0	1	Reserved	N/A	OFF	OFF	N	Single-Ended
0	1	1	0	Reserved	N/A	OFF	OFF	N	Single-Ended
0	1	1	1	Reserved	N/A	OFF	OFF	N	Single-Ended
1	0	0	0	Activate X-drivers	N/A	ON	OFF	Υ	Differential
1	0	0	1	Activate Y-drivers	N/A	OFF	ON	Υ	Differential
1	0	1	0	Activate Y+, X-drivers	N/A	X- ON	Y+ ON	Υ	Differential
1	0	1	1	Setup command <sup>(1)</sup>	N/A	OFF	OFF	N	N/A
1	1	0	0	Measure X position	Y+	ON	OFF	Υ	Differential
1	1	0	1	Measure Y position	X+	OFF	ON	Υ	Differential
1	1	1	0	Measure Z1 position	X+	X– ON	Y+ ON	Υ	Differential
1	1	1	1	Measure Z2 position	Y-	X– ON	Y+ ON	Υ	Differential

<sup>(1)</sup> The setup command has an additional four bits of data. These data are static; that is, they are not changed by other commands, except for the power-on reset. The default value for these bits after power-on reset is 0000. Table 4 shows the definition of these data bits.

Table 4. Command Byte Definition for the Setup Command

BIT	NAME	DESCRIPTION
D7-D4	C3-C0 = '1011'	Setup command; must write '1011'.
D3-D2	PD1-PD0 = '00'	Reserved; must write '00'.
D1	Filter control	Use the onboard MAV filter (default).     Bypass the onboard MAV filter.
D0	PENIRQ pull-up resistor (R <sub>IRQ</sub> ) select	0: $R_{IRQ} = 50k\Omega$ (default). 1: $R_{IRQ} = 90k\Omega$ .

Copyright © 2007–2009, Texas Instruments Incorporated



#### START A CONVERTER FUNCTION/WRITE CYCLE

A conversion/write cycle begins when the master issues the address byte containing the slave address of the TSC2007, with the eighth bit equal to a 0 ( $R/\overline{W} = 0$ ), as shown in Table 1. Once the eighth bit has been received, and the address matches the A1-A0 address input pin setting, the TSC2007 issues an acknowledge.

When the master receives the acknowledge bit from the TSC2007, the master writes the command byte to the slave (see Table 2). After the command byte is received by the slave, the slave issues another acknowledge bit. The master then ends the write cycle by issuing a repeated START or a STOP condition, as shown in Figure 31.




Figure 31. Complete I<sup>2</sup>C Serial Write Transmission

If the master sends additional command bytes after the initial byte, but before sending a STOP or repeated START condition, the TSC2007 does not acknowledge those bytes.

The input multiplexer channel for the A/D converter is selected when bits C3 through C0 are clocked in. If the selected channel is an X-,Y-, or Z-position measurement, the appropriate drivers turn on once the acquisition period begins.

When  $R/\overline{W} = 0$ , the input sample acquisition period starts on the falling edge of SCL when the C0 bit of the command byte has been latched, and ends when a STOP or repeated START condition has been issued. A/D conversion starts immediately after the acquisition period. The multiplexer inputs to the A/D converter are disabled once the conversion period starts. However, if an X-, Y-, or Z-position is being measured, the respective touch screen drivers remain on during the conversion period. A complete write cycle is shown in Figure 31.

#### READ A CONVERSION/READ CYCLE

For best performance, the  $\rm I^2C$  bus should remain in an idle state while an A/D conversion is taking place. This idling prevents digital clock noise from affecting the bit decisions being made by the TSC2007. The master should wait for at least  $10\mu s$  before attempting to read data from the TSC2007 to realize this best performance. However, the master does not need to wait for a completed conversion before beginning a read from the slave, if full 12-bit performance is not necessary.

Data access begins with the master issuing a START condition followed by the address byte (see Table 1) with R/W = 1.

When the eighth bit has been received and the address matches, the slave issues an acknowledge. The first byte of serial data then follows (D11-D4, MSB first).

After the first byte has been sent by the slave, it releases the SDA line for the master to issue an acknowledge. The slave responds with the second byte of serial data upon receiving the acknowledge from the master (D3-D0, followed by four 0 bits). The second byte is followed by a NOT acknowledge bit (ACK = 1) from the master to indicate that the last data byte has been received. If the master somehow acknowledges the second data byte, invalid data are returned (FFh). This condition applies to both 12-and 8-bit modes. See Figure 32 for a complete  $I^2C$  read transmission.




Figure 32. Complete I<sup>2</sup>C Serial Read Transmission

Copyright © 2007–2009, Texas Instruments Incorporated



# THROUGHPUT RATE AND I2C BUS TRAFFIC

Although the internal A/D converter has a sample rate of up to 200kSPS, the throughput presented at the bus is much lower. The rate is reduced because preprocessing manages the redundant work of filtering out noise. The throughput is further limited by the I<sup>2</sup>C bus bandwidth. The effective throughput is approximately 20kSPS at 8-bit resolution, or 10kSPS at 12-bit resolution. This preprocessing saves a large portion of the I<sup>2</sup>C bandwidth for the system to use on other devices.

Each sample and conversion takes 19 CCLK cycles (12-bit), or 16 CCLK cycles (8-bit). For a typical internal 4MHz OSC clock, the frequency actually ranges from 3.66MHz to 3.82MHz. For  $V_{DD}$  = 1.2V, the frequency reduces to 3.19MHz, which gives a 3.19MHz/16 = 199kSPS raw A/D converter sample rate.

#### 12-Bit Operation

For 12-bit operation, sending the conversion result across the  $I^2C$  bus takes 49 bus clocks (SCL clock). Each write cycle takes 20  $I^2C$  cycles (START, STOP, address byte, 2 ACKs, and command byte). Each read cycle takes 29  $I^2C$  cycles (START, STOP, address byte, 3 ACKs, and data bytes 1 and 2). Seven sample-and-conversions take 19 x 7 internal clocks to complete. The MAV filter loop requires 19 internal clocks. For  $V_{DD} = 1.2V$ , the complete processed data cycle time calculations are shown in Table 5. Because the first acquisition cycle overlaps with the I/O cycle, four CCLKs should be deducted from the total CCLK cycles. For 12-bit mode,  $(19 \times 7 + 19) - 4 = 148$  CCLKs plus I/O are required.

#### 8-Bit Operation

For 8-bit operation, sending the conversion result across the  $I^2C$  bus takes 40 bus clocks (SCL clock). Each write cycle takes 20  $I^2C$  cycles (START, STOP, address byte, 2 ACKs, and command byte). Each read cycle takes 20  $I^2C$  cycles (START, STOP, address byte, 2 ACKs, and data byte 1). Seven sample-and-conversions takes 16 x 7 internal clocks to complete. The MAV filter loop requires 19 internal clocks. For  $V_{DD} = 1.2V$ , the complete processed data cycle time calculations are shown in Table 5. Because the first acquisition cycle overlaps with the I/O cycle, four CCLKs should be deducted from the total CCLK cycles. For 8-bit mode,  $(16 \times 7 + 19) - 4 = 127$  CCLKs plus I/O are required.

**Table 5. Measurement Cycle Time Calculations** 

rable of measurement by the Time balloulations							
STANDARD MODE: 100kHz (Period = 10μs)							
$40 \times 10 \mu s + 127 \times 313 ns = 439.8 \mu s$ (2.27kSPS through the I <sup>2</sup> C bus)							
$49 \times 10 \mu s + 148 \times 625 ns = 582.5 \mu s (1.72 kSPS through the I2C bus)$							
Iz (Period = 2.5μs)							
$40 \times 2.5$ μs + 127 × 313ns = 139.8μs (7.15kSPS through the I <sup>2</sup> C bus)							
$49 \times 2.5 \mu s + 148 \times 625 ns = 215 \mu s (4.65 kSPS through the I2C bus)$							
E: 1.7MHz (Period = 588ns)							
$40 \times 588$ ns + 127 × 313ns = 63.3 $\mu$ s (15.79kSPS through the I <sup>2</sup> C bus)							
$49 \times 588$ ns + $148 \times 625$ ns = $121.3$ µs (8.24kSPS through the I <sup>2</sup> C bus)							
E: 3.4MHz (Period = 294ns)							
$40 \times 294$ ns + 127 × 313ns = 51.6 $\mu$ s (19.39kSPS through the I <sup>2</sup> C bus)							
$49 \times 294$ ns + $148 \times 625$ ns = $106.9$ µs ( $9.35$ kSPS through the $I^2$ C bus)							
	100kHz (Period = 10μs) $40 \times 10\mu s + 127 \times 313ns = 439.8\mu s (2.27kSPS through the I^2C bus)$ $49 \times 10\mu s + 148 \times 625ns = 582.5\mu s (1.72kSPS through the I^2C bus)$ $2 (Period = 2.5\mu s)$ $40 \times 2.5\mu s + 127 \times 313ns = 139.8\mu s (7.15kSPS through the I^2C bus)$ $49 \times 2.5\mu s + 148 \times 625ns = 215\mu s (4.65kSPS through the I^2C bus)$ $1.7MHz (Period = 588ns)$ $40 \times 588ns + 127 \times 313ns = 63.3\mu s (15.79kSPS through the I^2C bus)$ $49 \times 588ns + 148 \times 625ns = 121.3\mu s (8.24kSPS through the I^2C bus) 1.34MHz (Period = 294ns) 40 \times 294ns + 127 \times 313ns = 51.6\mu s (19.39kSPS through the I^2C bus)$						

As an example, use  $V_{DD}$  = 1.2V and 12-bit mode with the Fast-mode I<sup>2</sup>C clock ( $f_{SCL}$  = 400kHz). The equivalent TSC throughput is at least seven times faster than the effective throughput across the bus (4.65k x 7 = 32.55kSPS). The supply current to the TSC for this rate and configuration is 128 $\mu$ A. To achieve an equivalent sample throughput of 8.2kSPS using the device without preprocessing, the TSC2007 consumes only (8.2/32.55) x 128 $\mu$ A = 32.24 $\mu$ A.

# **Table 6. Effective and Equivalent Throughput Rates**

SUPPLY VOLTAGE	I <sup>2</sup> C BUS SPEED (f <sub>SCL</sub> )	RESOLUTION	TSC CONVERSION CYCLE TIME (µs)	EFFECTIVE THROUGHPUT (kSPS)	EQUIVALENT THROUGHPUT (kSPS)	NO. OF SCL	NO. OF CCLK	f <sub>CCLK</sub> (kHz)	CCLK PERIODS (ns)
	100kHz	8-bit	433.6	2.31	16.14	40	127	3780	264.6
	Standard	12-bit	568.7	1.76	12.31	49	148	1880	531.9
	400kHz	8-bit	133.6	7.49	52.40	40	127	3780	264.6
2.7V	Fast	12-bit	201.2	4.97	34.79	49	148	1880	531.9
2.7 V	1.7MHz	8-bit	57.1	17.50	122.53	40	127	3780	264.6
	High-Speed	12-bit	107.5	9.30	65.09	49	148	1880	531.9
	3.4MHz	8-bit	45.4	22.04	154.31	40	127	3780	264.6
	High-Speed	12-bit	93.1	10.74	75.16	49	148	1880	531.9
	100kHz	8-bit	434.7	2.30	16.10	40	127	3660	273.2
	Standard	12-bit	570.9	1.75	12.26	49	148	1830	546.4
	400kHz	8-bit	134.7	7.42	51.97	40	127	3660	273.2
4.01/	Fast	12-bit	203.4	4.92	34.42	49	148	1830	546.4
1.8V	1.7MHz	8-bit	58.2	17.17	120.22	40	127	3660	273.2
	High-Speed	12-bit	109.7	9.12	63.81	49	148	1830	546.4
	3.4MHz	8-bit	46.5	21.52	150.65	40	127	3660	273.2
	High-Speed	12-bit	95.3	10.49	73.46	49	148	1830	546.4
	100kHz	8-bit	439.8	2.27	15.92	40	127	3190	313.5
	Standard	12-bit	582.5	1.72	12.02	49	148	1600	625.0
	400kHz	8-bit	139.8	7.15	50.07	40	127	3190	313.5
4.01/	Fast	12-bit	215.0	4.65	32.56	49	148	1600	625.0
1.2V	1.7MHz	8-bit	63.3	15.79	110.51	40	127	3190	313.5
	High-Speed	12-bit	121.3	8.24	57.70	49	148	1600	625.0
	3.4MHz	8-bit	51.6	19.39	135.72	40	127	3190	313.5
	High-Speed	12-bit	106.9	9.35	65.47	49	148	1600	625.0






Figure 33. Data Acquisition Cycle (Filter Enabled)




Figure 34. Data Acquisition Cycle (Filter Disabled)

Submit Documentation Feedback

Copyright © 2007–2009, Texas Instruments Incorporated



# **POWER-ON RESET (POR)**

During TSC2007 power-up, an internal power-on reset (POR) is automatically implemented. The POR brings the TSC to the default working condition, and checks the A0 and A1 pins for the two LSBs of the I<sup>2</sup>C address. The TSC2007 senses the power-up curve to decide whether or not to implement a POR.

It is required to follow the power-on/off slope and interval requirements, as provided in the *Electrical Characteristics*, in order to ensure a proper POR of the TSC2007.




Figure 35. Power-On Reset Timing

Table 7. Timing Requirements for Figure 35

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
V <sub>DD</sub> off ramp	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	2		kV/s
V <sub>DD</sub> off time	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, V_{DD} = 0\text{V}$	1.2		S
	$T_A = -20$ °C to +85°C, $V_{DD} = 0$ V	0.3		S
V <sub>DD</sub> on ramp	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	12		kV/s




Figure 36. V<sub>DD</sub> Off Time vs Temperature

Copyright © 2007–2009, Texas Instruments Incorporated



#### **LAYOUT**

The following layout suggestions should obtain optimum performance from the TSC2007. Keep in mind that many portable applications have conflicting requirements for power, cost, size, and weight. In general, most portable devices have fairly clean power and grounds because most of the internal components are very low power. This situation would mean less bypassing for the converter power and less concern regarding grounding. However, each situation is unique and the following suggestions should be reviewed carefully.

For optimum performance, care should be taken with the physical layout of the TSC2007 circuitry. The basic SAR architecture is sensitive to glitches or sudden changes on the power supply, reference, ground connections, and digital inputs that occur immediately before latching the output of the analog comparator. Therefore, during any single conversion for an *n*-bit SAR converter, there are *n* windows in which large external transient voltages can easily affect the conversion result. Such glitches might originate from switching power supplies, nearby digital logic, and high power devices. The degree of error in the digital output depends on the reference voltage, layout, and the exact timing of the external event. The error can change if the external event changes in time with respect to the SCL input.

With this consideration in mind, power to the TSC2007 should be clean and well-bypassed. A  $0.1\mu F$  ceramic bypass capacitor should be placed as close to the device as possible. In addition, a  $1\mu F$  to  $10\mu F$  capacitor may also be needed if the impedance of the connection between VDD/REF and the power supply is high.

A bypass capacitor is generally not needed on the VDD/REF pin because the internal reference is buffered by an internal op amp. If an external reference voltage originates from an op amp, make sure that it can drive any bypass capacitor that is used without oscillation.

The TSC2007 architecture offers no inherent rejection of noise or voltage variation with regard to using an external reference input, which is of particular concern when the reference input is tied to the power supply. Any noise and ripple from the supply appears directly in the digital results. While high-frequency noise can be filtered out, voltage variation because of line frequency (50Hz or 60Hz) can be difficult to remove. Some package options have pins labeled as VOID. Avoid any active trace going under any pin marked as VOID unless it is shielded by a ground or power plane.

The GND pin should be connected to a clean ground point. In many cases, this point is the analog ground. Avoid connections that are too near the grounding point of a microcontroller or digital signal processor. If needed, run a ground trace directly from the converter to the power-supply entry or battery connection point. The ideal layout includes an analog ground plane dedicated to the converter and associated analog circuitry.

In the specific case of use with a resistive touch screen, care should be taken with the connection between the converter and the touch screen. Resistive touch screens have fairly low resistance; therefore, the interconnection should be as short and robust as possible. Loose connections can be a source of error when the contact resistance changes with flexing or vibrations.

As indicated previously, noise can be a major source of error in touch-screen applications (for example, applications that require a back-lit LCD panel). This electromagnetic interfence (EMI) noise can be coupled through the LCD panel to the touch screen and cause flickering of the converted A/D converter data. Several things can be done to reduce this error, such as using a touch screen with a bottom-side metal layer connected to ground, which couples the majority of noise to ground. Additionally, filtering capacitors, from Y+, Y-, X+, and X- to ground, can also help. Note, however, that the use of these capacitors increases screen settling time and requires a longer time for panel voltages to stabilize. The resistor value varies depending on the touch screen sensor used. The PENIRQ pull-up resistor (R<sub>IRQ</sub>) may be adequate for most of sensors.

# **Revision History**


Changes from Original (March 2007) to Revision A	Page
Added IEC discharge information to Absolute Maximum Ratings table	2
Added Power On/Off Slope Requirements section to Electrical Characteristics	2
Added pin 1 identifier to YZG pinout drawing	5
Changed t <sub>OF</sub> to t <sub>F</sub> in Timing Requirements tables	ε
<ul> <li>Changed Fall time for both SDA and SCL signals from 10 (min) and 80 (max) to 20 (min) and 160 (max) in Timing Requirements table for High-Speed mode</li> </ul>	
Changed resistance ratio from 80 to 91 in the Internal Temperature Sensor section	15
Changed T result from 2.648 to 2.573 (because of change to resistance ratio)	15
Added text to clarify temperature 1 and 2 measurement timings in last sentence on page	15
Changed text in Reference mode to clarify singled-ended operation	17
Changed Figure 27 caption text from PINTDAV to PENIRQ	19
Added "patent pending" to Figure 28	20
Added subsections to <i>Throughput Rate and I2C Bus Traffic</i> section to clarify 8- and 12-bit operation	28
Added Power-On Reset section	31



# **MECHANICAL DATA**

# YZG (R-XBGA-N12)

# DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. NanoFree™ package configuration.

Devices in YZG package can have dimension D ranging from 2.00 to 2.11 mm and dimension E ranging from 1.50 to 1.61 mm.
To determine the exact package size of a particular device, refer to the device datasheet or contact a local TI representative.
Reference Product Data Sheet for array population.

4 x 3 matrix pattern is shown for illustration only.

F. This package contains lead—free balls.

Refer to YEG (Drawing #4204182) for tin—lead (SnPb) balls.

23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TSC2007IPW	Active	Production	TSSOP (PW)   16	90   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TSC2007
TSC2007IPW.B	Active	Production	TSSOP (PW)   16	90   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TSC2007
TSC2007IPWG4	Active	Production	TSSOP (PW)   16	90   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TSC2007
TSC2007IPWR	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TSC2007
TSC2007IPWR.B	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TSC2007
TSC2007IPWRG4	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TSC2007
TSC2007IYZGR	Active	Production	DSBGA (YZG)   12	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TSC2007I
TSC2007IYZGR.A	Active	Production	DSBGA (YZG)   12	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TSC2007I
TSC2007IYZGR.B	Active	Production	DSBGA (YZG)   12	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TSC2007I
TSC2007IYZGT	Active	Production	DSBGA (YZG)   12	250   SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TSC2007I
TSC2007IYZGT.A	Active	Production	DSBGA (YZG)   12	250   SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TSC2007I
TSC2007IYZGT.B	Active	Production	DSBGA (YZG)   12	250   SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TSC2007I

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No. RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE OPTION ADDENDUM**

www.ti.com 23-May-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TSC2007:

Automotive: TSC2007-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 18-Jul-2025

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TSC2007IPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TSC2007IYZGR	DSBGA	YZG	12	3000	180.0	8.4	1.75	2.25	0.81	4.0	8.0	Q1
TSC2007IYZGT	DSBGA	YZG	12	250	180.0	8.4	1.75	2.25	0.81	4.0	8.0	Q1

www.ti.com 18-Jul-2025




## \*All dimensions are nominal

Device	Package Type	Package Type Package Drawing P		SPQ	Length (mm)	Width (mm)	Height (mm)
TSC2007IPWR	TSSOP	PW	16	2000	353.0	353.0	32.0
TSC2007IYZGR	DSBGA	YZG	12	3000	182.0	182.0	20.0
TSC2007IYZGT	DSBGA	YZG	12	250	182.0	182.0	20.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 18-Jul-2025

# **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TSC2007IPW	PW	TSSOP	16	90	530	10.2	3600	3.5
TSC2007IPW.B	PW	TSSOP	16	90	530	10.2	3600	3.5
TSC2007IPWG4	PW	TSSOP	16	90	530	10.2	3600	3.5



SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated