

MOD - 4

* Von Neumann architecture: (stored memory architecture).

Program

- The Von Neumann architecture is based on three concepts:
 - Data instructions are stored in single read write memory.
 - contents of memory are addressable by location, regardless of data.
 - Execution occurs in sequential pattern from one instruction. to next
- Program + data is stored in main memory.
 - ↳ instruction set.
- CPU → Registers, ALU, control unit.
 - ALU ⇒ we have circuits to perform arithmetic & logical operations.
 - Registers ⇒ stores data temporarily, small size, fastest
- Program counter → address of the next instruction is stored here.
- Accumulator counter → to store intermediate results.
- MBR (memory buffer register), IR, IBR, etc Registers.


- Control unit: Here we have timing signal & control signals. Coordinate instruction to other units.

→ Timing signals: maintain synchronization

- It gets , which instruction should be executed at a certain time so that instructions are executed in a sequence.

→ Control Signal:

- how to pass an instruction, how to read, access the registers.
- how to control the processes, seamlessly is done by control signals.
- here an instruction is to be passed to hardware, is controlled by control signal.



word \Rightarrow memory representation unit, can be multiple byte.
word size \Rightarrow no. of bit in word.

Page No.
Date

- components are connected using bus, like address bus, data bus, etc.
- stored memory program
- data/instruction is stored in memory.
- CPU \Rightarrow Registers, ALU, control unit.

* General Purpose Registers

- size \rightarrow generally 16 bits.

address stored \Rightarrow * Address register \Rightarrow (AR) \Rightarrow states the address of the instruction stored and gives it to memory.

Memory decodes the address & fetches data from that location.

* Data Register (DR) \Rightarrow

- word to stored \Rightarrow
 - How many bits will be there in a word is stored in tags Data Register.


* Accumulator \Rightarrow

- Intermediate data is stored in word \Rightarrow
 - To store intermediate data, eg: data from ALU, can be stored in accumulator.
 - To store data for a small period, we store it in accumulator.

* Program Counter (PC) \Rightarrow

- address is stored \Rightarrow
 - To store address of next instruction.
 - points the address of next instruction.

* format of instruction



Page No.	
Date	

+ * Instruction Register (IR) \Rightarrow 16 bit instruction.

• operand \rightarrow location from where data is to be fetched.

• Opcode \rightarrow operation to be performed.

• I \rightarrow direct (a) ^{addressing} ~~indirection~~, indirect (i) addressing

* Temporary Register (TR) \Rightarrow 16 bits (data)

• To store temporary data.

* Input Register (INPR) \Rightarrow

• To fetch data from Input devices & send to ALU.

+ Output Register (OUTR) \Rightarrow

• output from ALU, to the output devices.

#

Functional units of computer:

\rightarrow Basic units:

① Input $\quad \quad \quad$ I/O unit

② Output $\quad \quad \quad$

③ memory

④ ALU $\quad \quad \quad$ CPU.

⑤ control unit $\quad \quad \quad$

* Information handled by computer.

* Computer takes instructions or data.

• Program is a set of ~~other~~ instructions to perform task.

↳ program is stored in memory.

↳ processor fetches the required instructions.

* Data → numbers & encoded char. Used as operands by instructions.

* Input units. → accepts & reads input data.
→ convert input into binary.

* Output units → display output.
→ binary to layman language.

* CPU → ALU, Registers, Control unit.

* Registers → high speed storage unit, faster than memory.

→ stores data and results

→ for temporary storage of operands.

→ made of FF.

* ALU → performs logical & arithmetic operations.

• To execute an instruction,

i) operands are brought in ALU from memory & stored in registers

ii) operation is performed

iii) result is stored in memory again.

* Control unit : controls all operations

- coordinates activities of all units, by issuing control signals & timing signals.

- control signal issued by control unit governs the data transfer, which instruction should be passed to hardware, along with some timing signal & then appropriate operation takes place.

- Timing signal sets timing for execution of instruction, when a particular instruction is to be executed.

* Memory unit : stores data & program.

1) Primary memory → main memory (RAM)

- fast, as attached with processor.

- programs & data are stored while execution.

- contains large no. of semiconductor storage cells.

- cell = 1 bit info

- group of cells = word.

- distinct address is assigned to each word.

- no. of bits in word = word length. (16 to 64 bits)

- time required to access word from memory is memory access time.

* RAM → Random access Memory.

- any location can be reached in short time.
- Read & write memory,
- Volatile memory (temporary)
- used to hold programs while they are running.

* ROM → Read only memory

- only read memory, user can't edit ROM.
- non volatile - permanent memory
- contents are pre recorded by computer manufacturer.
- permanently stored at time of manufacture
- contains - system programs, routine programs that runs computer, bios etc.

* Cache → small, fast RAM units, coupled with processor, often on the same IC chip.

* Memory hierarchy → CPU → Cache & then main memory

2) Secondary Memory :

- Also called auxiliary memory.
- to store large amount of data & programs
- Non volatile memory, retains data with loss of electrical power.
- Cheaper but slower than primary memory.
- Secondary memory is not directly accessed by CPU, instead data is accessed from secondary memory, loaded to RAM & sent to processor.

* Instruction Cycle :

- Program containing a sequence of instructions, executed in computer by going through a cycle.
- It parts of instruction cycle:
 - a) Fetch instruction from memory
 - b) Decode instruction
 - c) Check for direct / indirect addressing
 - d) Execute
- This process continues.


* Fetch & Decode :

- Initially program counter is loaded with address of first instruction.
- Sequence counter (sc) is set to (zero), providing timing signal (T_0).
- After each clock pulse, sc is incremented by 1, thus timing signal goes through T_0, T_1, \dots .
- During T_0 , address is transferred from PC to address register (AR).
 $(AR \leftarrow PC)$ Instruction Register
- At T_1 , memory at AR is passed to IR. If PC is incremented by 1, for address of next instruction.
 $IR \leftarrow M[AR], (PC = PC + 1)$

Page No. _____ Date _____

$Y_1 \rightarrow AR \leftarrow PC$
 $Y_2 \rightarrow M[AR] \rightarrow IR$, $PC \leftarrow PC + 1$
 $Y_3 \rightarrow IR[10] \rightarrow AR + 1$, $IR[10-11]$, decode opcode $IR[12-14]$
 $Y_4 \rightarrow IR[15]$.

at T_0 , OP code in Instruction Register (IR) is decoded, the indirect bit is transferred to FF, I, & address part is transferred to Address register (AR)



decode opcode ($IR[12-14]$) $\rightarrow R(12-14)$

$$AR \leftarrow JR(0-11)$$

$$I \leftarrow JR(10)$$

→ 18th bit.

put the three parts of IR in respective registers.

Note that AR is to be incremented after each clock pulse i.e. T_0, T_1, \dots

* Type of Instruction

- During $T_0 T_1$, control unit determines the type of instruction that was read from memory

* memory reference instructions

- $D_7 = 0$, opcode will be 000 to 110.

- $D_7 = 0$ & $I=1$, memory reference inst. with indirect addr.

- micro operations for indirect addr. condition can be represented as $AR \leftarrow M[AR]$

* Register Reference / JIO Reference instruction:

- $D_7 = 1$ & $I=0$ Register reference.

- $D_7 = 1$ & $I=1$ JIO instruction.

- The three instructions are divided into 4 paths.

- at T_3 ,

$D_f' IT_3 : AR \leftarrow M[AR]$. (memory reference).

$D_f' IT_8 : \text{Nothing}$

$D_f' IT_8 : \text{execute register reference inst.}$


$D_f' IT_3 : \text{execute I/O instruction.}$

$T_0 \rightarrow SC \leftarrow 0, AR \leftarrow PC$

$T_1 \rightarrow IR \leftarrow M[AR], PC = PC + 1$

$T_2 \rightarrow (IR) \Rightarrow$

$I \leftarrow IR(15-16)$



$AR \leftarrow IR(0-11)$

decode opcode $\leftarrow IR(12-14)$.

$T_3 \rightarrow D_f = 0 \rightarrow \text{opcode is from } 000 \text{ to } 110.$

$D_f = 0, I = 1 \rightarrow \text{memory reference inst.}$


$AR \leftarrow M[AR].$

$\rightarrow D_f = 1, I = 0 \rightarrow \text{Register reference execution.}$

$\rightarrow D_f = 1, I = 1 \rightarrow \text{I/O instruction execution.}$

Flowchart

Page No.	
Date	



- * Interrupt → improve performance of CPU.
 - mechanism, through which I/O devices or memory interrupt the process of CPU.
 - They are high priority signals/instruction, generated by devices / programs to get immediate attention of CPU.
 - type of ~~smth~~ similar to subroutine,
eg for interrupt → printer, out of paper, divide by zero, request for data transfer
 - When interrupt is called, the current state of processor at that time is stored in memory before receiving interrupt.
 - When ISR - (interrupt service routine) is completed, the state of processor is restored, so the interrupt program may continue.
 - makes CPU efficient by saving time of CPU.
 - overhead required to service the interrupt.
 - ↳ interrupt latency.

→ How it increases CPU efficiency?

- The processor keeps on checking the flag bit from other units eg I/O, if they are ready to send or not.
- The processor waits until the other units is ready, the wait time leads to slowing down CPU.
- In such case, the I/O unit sends the interrupt to CPU when it is ready & in mean while time, CPU completes its other tasks.
- Thus efficiency is increased.

⇒ Interrupt facility can be enabled or disable by F.F. IEN

Main Memory

- Data is transferred in form of words
- Word = group of bits
- word length = no. of bits in word.
- address is associated to each word.

SRAM = (Static RAM)

- retains stored information as the power supply is ON.
- High cost
- consume more power
- High speed than DRAM
- No need of memory refresh → made of F.F.
- Cache memory — cq

* DRAM (Dynamic RAM):

- retains information for short time (millisecond) even when power is ON.
because, it uses capacitors which gets discharged.
- ~~Thus,~~ needs memory refresh.
- cheaper & moderate speed.
- consumes less power.

eg: main memory.

* ROM

① PROM \Rightarrow (Programmable ROM)

② EPROM \Rightarrow (Erasable Programmable ROM)

→ deletes entire chip.

③ EEPROM \Rightarrow (Electrically erasable programmable ROM)

→ deletes specific bytes / blocks.

SRAM

- store info, when power supply is ON.
- Made of FF. of transistors (MOSFET)
- Bit stored in the form of Voltage.
- No leakage of charge.
- no need to refresh
- no refreshing circuit.
- for single memory cell, 6 transistors are used
- consumes more power
- Faster than DRAM
- More expensive

DRAM

- stores info for few millisec even when power is ON
- Made of capacitors + transistor (Moc)
- Bit stored in the form of electric charge.
- charge leakage from capacitor.
- need to be refreshed.
- requires refreshing circuit
- for single memory cell, only 1 transistor is used
- consumes less power.
- slower than SRAM
- less expensive.
- Size of memory cell is large
- low density (mem. cell per area). high density.
- Used in cache memory
- used in main memory.
eg: DDR, DDR2, DDR3 ...
- Size of memory cell is smaller.

Memory hierarchy

