

* Architecture of 8086 (Block diagram). 16 BIT
↳ ALU.

- Bus interface unit (BIU)
- Execution unit (EU).

* BIU performs all operations related to system bus like instruction fetching, reading & writing operands and calculation the address of memory operands.

* EU executes the instructions from the instruction system byte queue.

BIU:

* Instruction queue has 6 instruction bytes.

* Segment registers \Rightarrow CS = code segment
DS = data segment
SS = stack segment
ES = extra segment
IP = instruction pointer.

* $\Sigma \Rightarrow$ address adder.

*

EU:

* control system, instruction decoder (ALU)
* Pointer registers \Rightarrow SP = stack pointer (16-bit)
BP = base pointer
* Index registers \Rightarrow SI = source index
DI = destination index.

- * BIU & EU works asynchronously.
- * Address bus /segment bus = 1 mb.

- * General purpose registers : (8 bits) x 2.

Ax = accumulator registers

Bx = base registers

Cx = counters

Dx = hold I/O port address for I/O instruction.

= Destination / data register.

- * ALU \Rightarrow Operands & Flags.

-

- * Both units work asynchronously to give 8086 an overlapping instruction fetch & execution mechanism called Pipeline.
- * Fetching & execution is done at same time = Pipelining.
- * Fetch next instruction while executing the first is called Pipelining.

BIU : 16 bit data bus, 20 bit address bus.

- responsible for all external bus operations.
 - instruction fetch
 - instruction queue
 - instruction operand fetch & storage
 - address relocation
 - bus control
- uses a mechanism \rightarrow instruction queuing / instruction stream byte queue to implement pipeline.

- * In the instruction queue, 6 instruction can be pre-fetched.
- * The queue permits.
- * These instructions are held in FIFO queue.
- * with its 16 bit databus, BIU fetches 2 instruction in ~~one~~ single memory cycle.
- * After the byte is loaded at the o/p end of queue, it automatically shifts up.
- * Eu access the queue from o/p end. It reads one instruction byte after the other from the output of the queue.
- * intervals of no of bus activity, which may occur betn bus cycles are known as IDLE state.
i.e. When Queue is empty & has no task to perform.
- * If BIU is fetching inst. & in that time EU requests to read/write operands from memory. Then BIU first completes the task of fetching & then initiating the operand read/write cycle.
- * BIU has address adder which is used to generate 20 bit physical address i.e. output on address bus.
to 20 bit address line.
- * 20 bit physical address is generated by adding an appended 16 bit segment address & 16 bit offset add.
 (CS, DS, BS, ES) (SI, SP, DI, IP)
 - * CS \rightarrow IP
 - * DS \rightarrow SP
 - * DS - DI

- * BIU is also responsible for generating control signals

Execution Unit:

- responsible for decoding & executing instructions
 - extracts instruction from queue (1) & then decodes them & generates the operands,
- passes the operands → to BIU, to perform read or write operations.

- * EU tests the status of control flags; & updates them according to result.
- * control flag = controls operation of execution unit
 - ① Trap flag = ^{allow}one inst at a time
 - ② Interrupt flag = interrupt enable / disable flag.
 - ③ Direction flag = used in string operation
- * If queue is empty, EU waits for next inst byte to be fetched & shifted to top of queue
- * When EU executes branch or jump inst, it transfers control to a location corresponding to another set of instruction.
- * BIU automatically resets the queue & then begin to fetch the data instruction from new location.

16 bit - data bus

20 bit - address bus.

* Pipelining fails when we have a branch.

Page No.

Date


conditional
flags

- * carry flag \Rightarrow indicates overflow condition.
- * auxiliary flag \Rightarrow binary to BCD conversion, to pass the carry generated.
- * parity flag \Rightarrow even parity, odd parity.
- * zero flag \Rightarrow flag = 1, when result = 0.
- * sign flag \Rightarrow hold sign of result, flag = 1, ans = -ve.
- * overflow flag \Rightarrow represents result when system capacity exceeds.

control
flags

- * Trap flag \Rightarrow allows only one instruction execution.
- * Interrupt flag \Rightarrow enables & disable interrupt.
- * Direction flag \Rightarrow used in string operations.

- 26 bit
- * CS \rightarrow code segment, addressing mem. loc in code seg. of mem.
 - * DS \rightarrow data segment, $-11 \text{---} (\text{full})$ & consists of data used by program.
 - * SS \rightarrow stack segment, handles memory to store data & addr. during execution.
 - * ES \rightarrow extra seg., additional data segment.
 - * IP \rightarrow instruction ptr = 16 bit.



* Physical address = seg \times 10_H + offset.

BIU

CS & IP will give address.

① Fetch inst.

② calc phy. add

③ manage queue

* operands \rightarrow temp. register.

* flags \rightarrow status about result.

Peaked out } Faster
* increase clock freq. → make processor faster
* increase address data bus size.

Page No.	
Date	

* Pipelining → makes processor fast

Hazards of pipelining ⇒ control hazards
⇒ data dependency
⇒ structural hazard.

Addressing Mode:

- Different ways in which source operand is denoted. In an instruction is known as addressing mode

MOV Instruction Formats

- MOV is important instruction, as it moves data in 8086.
- has wide variety of parameters

Format

Mov destination , source .

destination	source	example.
register	register	mov ax, bx
register	immediate	mov ax, 10H
register	memory	mov ax, es:[bx]
memory	immediate	mov aNumber, 10H
memory	register	mov aDigit, ax

- * MOV copies the data in the source to the destination.
- * Data is either a byte or word.

* for mov, we only use general purpose registers.

* can't access segment registers.

Page No. _____

Date _____

* limitations in mov inst.

Ecode	operand
	data

- ① an immediate value cannot be moved into segment register (cs, ds..etc) directly.
i.e. (mov ds, 10)
- ② Segment registers cannot be copied directly.
i.e. (mov es, ds).
- ③ a memory locatn cannot be copied to another memory location
i.e. (mov aNumber, aDigit)
- ④ es cannot be copied to. i.e. (mov cs, ax)

Addressing modes: different ways in which ^{source} data operand is a part of instruction

(1) Implicit addressing mode: INCA (increment accumulator)

- CRC = clear carry
- CLA = compliment accumulator.

* no parameter | data to be given.

* ② Immediate addressing mode:

- Operand is provided as immediate / constant
- data is immediate / constant

⇒ Add R, → # 3
→ direct data / immediate.

* value should be betw 0 - 2¹²

* ③ Register mode

- operand / data is present in register.

opcode	operand
--------	---------

\nwarrow Register.

eg: Add Ax, \underline{Cx}
 \nwarrow register.

- operand / data is the register no,
 we have 16 registers,
 so from 0000 to 1111 i.e. FFFF
 will be given to instruction.

eg: Add Ax, 0001

\uparrow register number.

* ④ Register indirect mode:

- Register in operand contains address of the operand.

opcode	register with address
--------	-----------------------

eg: MOV Ax, [BX] \leftarrow 4 bit

\uparrow

register which contains location / address of the operand.

* * ⑤ Direct Addressing mode:

0-4095 location

- Actual address is given in instruction.
- used to access variable.

opcode direct addr.

of 12 bits only

eg: Add ax, [1234H]

[↑] memory location,
(address of data)

* ⑥ Indirect addressing mode:

- Used to implement pointers & passing Parameters.
- 2 memory access required.

opcode $x = 400$ effective addr.
 \uparrow
 address
 of next mem. $= m[x]$.

- operand will contain the address to the value of final operand.


* ⑦ Relative a.m:

* effective address = PC + offset.

* give displacement (-1).

* (R) Base register nm

- used in program relocation.



\therefore rather than giving
 $B\sigma = 160.$

Joe give Br 160

* in such case, rather than giving specific address location, we give displacement.

\therefore Effective address = base reg + displacement



$$\begin{array}{rcl}
 = & 400 + 60 & \text{OR} \quad \underline{100 + 60} \\
 = & 460 & = 160
 \end{array}$$

eg: MOV DX, [BX+04].

↑ ↑
operand · displacement

* ⑨ Indexed addr:

- To access or implement array.
- Multiple registers used.
- Any element can be accessed w/o changing instruction.



To access other elements, use any registers as index registers
 $\xrightarrow{\text{index registers}} \text{(SI, DI)}$

$$\boxed{\text{Effective address} = \text{Base addr.} \rightarrow \text{Index reg. value}}$$

eg: MOV BX, [SI + 16]

Base address index reg. value

16 = 16

SI.

⑩ Based index: offset = base reg + index register.

Add CX [AX + SI]

offset.

⑥ Base index offset displacement:

offset + base registers + index registers + displacement

eg: $MOV Ax, [Bx + DI + CB]$

base
reg index
reg displacement

displacement = 8 or 16 bit

Page No.	
Date	

⑪ Based index with displacement:

offset = base registers + index registers + displacement
8 or 16 bit

eg: MOV Ax , [BX + DI + 08]
 ↑ ↑ ↑
 base index displacement
 reg Reg