


Half adder ($\text{xor} = \text{sum}$, $\text{AND} = \text{carry}$)

- (1) check T.T
- (2) identify gates

→ Used to add single bit no.

→ Does not take carry from previous sum.



$$A + B \quad \text{sum(xor)} \cdot \text{carry (AND)}$$

$$0 + 0 \quad 0 \cdot 0$$

$$0 + 1 \quad 1 \cdot 0$$

$$1 + 0 \quad 0 \cdot 0$$

$$\boxed{1 \quad 1 \quad 0 \quad 1}$$


* As we see, truth table of sum, it is an XOR operator T.T. [0, 1, 1, 0].

$$\therefore \boxed{\text{sum} = A \oplus B.}$$

* As we see carry truth table

it is a AND operator T.T [0, 0, 0, 1].

$$\boxed{\text{Carry} = A \cdot B.}$$



In Kmap when nothing gets grouped, output is
 $\underline{\text{output} = \text{xor of all inputs}}$


PAGE No.	/ / /
DATE	/ /

(1) T

Full Adder

sum = xor of all inputs

→ 3 inputs, A, B, C_i
 2 output, S, C_o



(2) Kmap

$$(3) \text{Kmap - Sum} \\ A \oplus B \oplus C_i$$

(4) carry

$$= AB + (A \oplus B)C_i$$

$$A + B + C_i$$

sum : carry 0.

$$\begin{array}{ccc} 0 & 0 & 0 \end{array}$$

$$\begin{array}{cc} 0 & 0 \end{array}$$

$$\text{sum} = A \oplus B \oplus C_i$$

$$\begin{array}{ccc} 0 & 0 & 1 \end{array}$$

$$\begin{array}{cc} 1 & 0 \end{array}$$

$$\text{carry} = AB + C_i(A \oplus B)$$

$$\begin{array}{ccc} 0 & 1 & 0 \end{array}$$

$$\begin{array}{cc} 1 & 0 \end{array}$$

$$\begin{array}{ccc} 0 & 1 & 1 \end{array}$$

$$\begin{array}{cc} 0 & 1 \end{array}$$

$$\begin{array}{ccc} 1 & 0 & 0 \end{array}$$

$$\begin{array}{cc} 1 & 0 \end{array}$$

$$\begin{array}{ccc} 1 & 0 & 1 \end{array}$$

$$\begin{array}{cc} 0 & 1 \end{array}$$

$$\begin{array}{ccc} 1 & 1 & 0 \end{array}$$

$$\begin{array}{cc} 0 & 1 \end{array}$$

$$\begin{array}{ccc} 1 & 1 & 1 \end{array}$$

$$\begin{array}{cc} 1 & 1 \end{array}$$

Make a 3 variable Kmap.

* For sum (insert values of
 B, C_i, sum = 1)

A	00	01	11	10
00	0	1	0	1
01	1	0	1	0

* Nothing can be grouped.

$$\rightarrow S = A \oplus B \oplus C_i$$


$$\text{Output} = \text{xor of all inputs.}$$

* For carry output (insert values of
carry 0 = 1).

$$B \quad C_i$$

$$A \quad 00 \quad 01 \quad 11 \quad 10$$

$$\rightarrow AC_i + BC_i + AB = C_o$$



$$C_o = AB + C_i(A \oplus B)$$

$$00 \quad 01 \quad 11 \quad 10$$

Do not combine the pairs

(1)

$$1 \quad \boxed{1 \quad 1}$$

$$= AB + A\bar{B}C_i + \bar{A}BC_i$$

$$= AB + C_i(A\bar{B} + \bar{A}B) \approx \underline{AB + C_i(A \oplus B)}$$


To draw circuits, get can from Kmaps.

& then step by step go on drawing.


PAGE No.	
DATE	/ /

Circuit

sum = $A \oplus B \oplus C_i$



Carry = $(A \oplus B) C_i + AB$



sum = $A \oplus B \oplus C_i$

$$\text{carry } 0 = \underline{(A \oplus B)(i + AB)} \rightarrow \overline{AB} C_{in} + A \overline{B} C_{in} + \underline{\overline{ABC}_{in}} + \underline{\overline{ABC}_{in}}$$

$$(A \oplus B) C_i + AB = AB(C_{in} + \overline{C_{in}}) + (\overline{AB} + \overline{AB}) C_{in}$$

$$= AB + C_{in}(\overline{AB} + \overline{AB})$$

$$AB + C_{in} (A \oplus B)$$

Fulladder using Half adder

Half adder

$$S = A \oplus B$$


$$C = A \cdot B$$

Full adder


$$S = A \oplus B \oplus C_i$$

$$C_o = (A \oplus B) \cdot C_i + AB$$

* We need 2 half adder for 1 full adder.



we need extra C_{in}



① take 2 half adders.

② sum of $h_1 \rightarrow \text{sum}(h_2(\text{input})) = A \oplus B$
carry of $h_1 \rightarrow \text{stays out.}$

③ $C_{in} \rightarrow \underline{\text{OR}}(h_2 \text{ input})(\text{extra})$

$$\checkmark \text{Output} = \text{sum} = A \oplus B \oplus E_{in} \\ = \text{carry} = (A \oplus B) \cdot C_{in}$$

④ OR gate.

towards



$$\begin{aligned} h_1 [C_o] + h_2 [C_o] &= A \cdot B \\ &= C_{in}(A \oplus B) \\ &= AB + C_{in}(A \oplus B) \end{aligned}$$

$$\underline{(x + x'y = x + y)}$$

$$\begin{aligned}
 A \cdot B &\rightarrow \text{Cin} (A \oplus B) \\
 &\equiv AB + \text{Cin}(A\bar{B} + B\bar{A}) \\
 &= AB + A\bar{B} \text{Cin} + \bar{A}B \text{Cin.} \\
 &\equiv A(B + \bar{B} \text{Cin}) + \bar{A}B \text{Cin}
 \end{aligned}$$

$$(x + x')y = xy + x'y.$$

$$= A(B + C_D) + \overline{A}BC_D.$$


$$= AB + A \underline{CD} + \overline{A} B \underline{CD}$$

$$= AB + (A + \bar{A}B) \text{ cln.}$$

$$= (x + x' y = x + y)$$

$$= A \circ B + (A \circ B) \sin.$$

$$= AB + A\text{cln} + B\text{an}.$$



(XOR = pure addition)

PAGE No.

DATE

11

AND

① Truth table

Half Add Subtractor


$$D = \text{XOR}, \quad B_0 = \bar{A}B$$

② Identify gates

- A & B are single bit

D = difference

B₀ = borrow output



Truth table:

(XOR)

A - B D B₀. Difference (D)


$$\begin{array}{cc|cc} 0 & 0 & 0 & 0 \\ 0 & 1 & 1 & 1 \end{array} = \text{XOR}$$

$$\begin{array}{cc|cc} 1 & 0 & 1 & 0 \\ 1 & 1 & 0 & 0 \end{array} \quad \text{Gate } (A \oplus B)$$

$$B_0 = \bar{A}B$$

AND

A B D = A \oplus B.



① Truth table.

② Identify Gates. AND = B₀, XOR = DIFF.

③ Plot

$$(A \cdot B)$$

$$(A \oplus B)$$

#


Full Subtractor

① T-T

② K-map \rightarrow diff = no match

$$= A \oplus B \oplus b_{in}$$

group

③ K-map \rightarrow b_0 \Rightarrow get earns.

b_{in} is the Borrow input.
 b_0 is the Borrow output.

b_{in} is the Borrow from next stage.

A - B - b_{in} Diff b_0 Diff b_0 .

$$\begin{array}{r} 0 \\ 0 \\ \hline 0 \end{array} - \begin{array}{r} 0 \\ 0 \\ \hline 0 \end{array} = \begin{array}{r} 1 \\ 1 \\ \hline 1 \end{array} = 1$$

$$\begin{array}{r} 0^2 \\ 0^2 \\ \hline 0^2 \end{array} - \begin{array}{r} 1 \\ 1 \\ \hline 1 \end{array} = \begin{array}{r} 0 \\ 0 \\ \hline 1 \end{array} = 1$$

$$\begin{array}{r} 0^2 \\ 0^2 \\ \hline 0^2 \end{array} - \begin{array}{r} 1 \\ 1 \\ \hline 1 \end{array} = \begin{array}{r} 0 \\ 0 \\ \hline 0 \end{array} = 0$$

$$\begin{array}{r} 1 \\ 1 \\ \hline 1 \end{array} - \begin{array}{r} 0 \\ 0 \\ \hline 0 \end{array} = \begin{array}{r} 1 \\ 1 \\ \hline 1 \end{array} = 1$$

$$\begin{array}{r} 1 \\ 1 \\ \hline 1 \end{array} - \begin{array}{r} 0 \\ 0 \\ \hline 0 \end{array} = \begin{array}{r} 1 \\ 1 \\ \hline 0 \end{array} = 0$$

$$\begin{array}{r} 1 \\ 1 \\ \hline 1 \end{array} - \begin{array}{r} 1 \\ 0 \\ \hline 0 \end{array} = \begin{array}{r} 0 \\ 1 \\ \hline 1 \end{array} = 1$$

T-T

A - B - b_{in} Diff Burrow.

$$\begin{array}{r} 0 \\ 0 \\ \hline 0 \end{array} - \begin{array}{r} 0 \\ 0 \\ \hline 0 \end{array} = \begin{array}{r} 0 \\ 0 \\ \hline 0 \end{array} = 0$$

$$\begin{array}{r} 0 \\ 0 \\ \hline 0^2 \end{array} - \begin{array}{r} 1 \\ 1 \\ \hline 1 \end{array} = \begin{array}{r} 1 \\ 1 \\ \hline 1 \end{array} = 1$$

$$\begin{array}{r} 0^2 \\ 0^2 \\ \hline 0^2 \end{array} - \begin{array}{r} 1 \\ 1 \\ \hline 1 \end{array} = \begin{array}{r} 0 \\ 0 \\ \hline 1 \end{array} = 1$$

$$\begin{array}{r} 1 \\ 0 \\ \hline 1 \end{array} - \begin{array}{r} 0 \\ 0 \\ \hline 0 \end{array} = \begin{array}{r} 0 \\ 1 \\ \hline 1 \end{array} = 1$$

$$\begin{array}{r} 1 \\ 0 \\ \hline 1 \end{array} - \begin{array}{r} 0 \\ 1 \\ \hline 0 \end{array} = \begin{array}{r} 1 \\ 0 \\ \hline 0 \end{array} = 0$$

$$\begin{array}{r} 1 \\ 0 \\ \hline 1 \end{array} - \begin{array}{r} 1 \\ 0 \\ \hline 0 \end{array} = \begin{array}{r} 0 \\ 0 \\ \hline 0 \end{array} = 0$$

$$\begin{array}{r} 1 \\ 0 \\ \hline 1 \end{array} - \begin{array}{r} 1 \\ 0^2 \\ \hline 1 \end{array} = \begin{array}{r} 1 \\ 1 \\ \hline 1 \end{array} = 1$$

When no group is formed.

\Rightarrow XOR of all inputs.

$$\text{Diff} = A \oplus B \oplus B_{\text{bin}} \quad | \quad B_0 = B_{\text{bin}} + A_{\text{bin}} + \bar{A}B$$

PAGE No.	
DATE	/ /

* K map for Diff of 2 variables. ($\text{Diff} = 1 \rightarrow$ input values).

		B C				
		A	00	01	11	10
0	0	0	1	0	1	
	1	1	0	1	0	

Same happened
in full adder.

No group is formed.


thus $D = A \oplus B \oplus B_{\text{bin}}$

* K map for B_0 of 3 variables ($B_0 = 1 \rightarrow$ input values)

		BC	00	01	11	10
A	00	0	1	1	1	
	01	0	0	1	0	

$$B_0 = B_{\text{bin}} \oplus \bar{A}B_{\text{bin}} \oplus \bar{A}B \Rightarrow B_{\text{bin}} \oplus A_{\text{bin}} \oplus \bar{A}B.$$


Step Diff



① $(A \oplus B)$

② $(A \oplus B) \oplus B_{\text{bin}}$

Borrow \rightarrow A bin \rightarrow B bin + $\bar{A} \cdot B$



* Similar to full adder

① Truth table A B B_{in} | Diff B_o

② K map \rightarrow diff = A \oplus B \oplus B_{in} [No group].

K map \rightarrow get eqn = A bin \rightarrow B bin + $\bar{A} \cdot B$.

③ Plot

#! Fullbit parallel adder

Ripple Carry Adder | Parallel adder

→ Application of full adder, created using full adder.

→ Used to add ~~2-bit~~ 2, n-bit binary no.
eg: 2, 4 bit

We consider ~~use full adder~~, 2, 4 bit binary no.

$$A = 1 \ 1 \ 0 \ 1 \Rightarrow 13$$

$$B = 1 \ 0 \ 1 \ 1 = 11 \rightarrow 2, 4 \text{ bit binary numbers.}$$

* We require 4 full adders.

$$\begin{array}{r}
 & + & + & + \\
 \therefore & 1 & 1 & 0 & 1 = 13 \\
 + & 1 & 0 & 1 & 1 = 11 \\
 \hline
 1 & 1 & 0 & 0 & 0 = 24
 \end{array}
 \quad
 \begin{array}{c}
 A_0 \ A_1 \ A_2 \ A_3 \\
 | \quad | \quad | \quad | \\
 1 \ 1 \ 0 \ 1 \\
 B_0 \ B_1 \ B_2 \ B_3 \\
 | \quad | \quad | \quad | \\
 1 \ 0 \ 1 \ 1
 \end{array}$$


(one bit)

Basically a full adder, adds the two bit, produces a sum & stores it & passes on the carry to next full adder as a input.

at beginning $C_0 = 0$.

two inputs are the single digit of 4 bit binary no(s).

& third input is the carry passed on from previous full adder



2 outputs are ① carry that will be passed to next FA.

② sum that will get stored.

Just add FA, to increase size as much we want.


- # n bit adder \rightarrow parallel adder.
- * By connecting 2, 4 bit adders. we get a n bit adder or a 8 bit adder.
- # This is called a parallel adder because , addition of all bits is happening parallelly.

$$XNOR = (\overline{A} \cdot \overline{B})'$$

PAGE No.	/ /
DATE	/ /

Magnitude Comparator:

- Compares 2 no, determines whether ~~whether~~, $=$, $<$, or $>$.
- output is in the form of 3 binary variables,
 $A = B$ or. $A > B$ or $A < B$.



* According to input of logic, at a time only one output is high.


* 2 inputs \rightarrow 1 bit.

		When, $A = B$	When, $A > B$	When, $A < B$
A	B	01	0	0
0	0	0	0	1
0	1	0	0	1
1	0	0	1	0
1	1	01	0	0

For $A = B$, \rightarrow according to T.T. \rightarrow XNOR Gate.

For $A > B$, \rightarrow according to T.T. \rightarrow eqn = $A \cdot \overline{B}$

For $A < B$, \rightarrow according to T.T. \rightarrow eqn = $\overline{A} \cdot B$



① Truth table for $=, >, <$.

② K map for $=, >, <$.

\rightarrow egn. \rightarrow plot. $(\ominus \rightarrow XNOR)$

$C, >$

PAGE No.

DATE

11

#

For 2 bit comparator, we have 4 bits

i.e. A_1, A_0, B_1, B_0 ;

$A > B \quad A < B \quad A = B$.

$A = A_1, A_0$

$A_1, A_0 > B_1, B_0$

$A_1, A_0 < B_1, B_0$

$B = B_1, B_0$.

$A > B$

$A < B$.

	A_1	A_0	B_1	B_0	$A > B$	$A < B$	$A = B$
	0	0	0	0	0	1	1
	0	0	0	1	0	1	0
	0	0	1	0	0	1	0
	0	1	0	1	0	0	0
$01 = 01$	0	1	0	1	0	0	1
$01 < 10$	0	1	0	1	0	0	1
	0	1	1	0	0	1	0
	0	1	1	1	0	1	0
	1	0	0	0	1	0	0
	1	0	0	1	1	0	0
$10 < 01$	1	0	1	0	0	0	0
$10 = 10$	1	0	1	0	0	0	1
	1	0	1	1	0	1	0
	1	1	0	0	1	0	0
	1	1	0	1	1	0	0
	1	1	1	0	1	0	0
	1	1	1	1	0	0	1

Kmap.

$B_1, B_0 \rightarrow Kmap \rightarrow A > B$ ($0100, 1000, 1001, 1100, 1101, 1110$)

A_1, A_0	00	01	11	10
00	0	0	1	0
01	1	0	1	0
11	0	0	0	1
10	1	1	0	0

$$\begin{aligned} & \overline{A}_1, B_1, B_0 + \overline{A}_1, A_0 \overline{B}_1, \overline{B}_0 \\ & + A_1, \overline{A}_0, \overline{B}_1, B_0 \\ & + A_1, A_0, B_1, \overline{B}_0 \end{aligned}$$

As same, Kmaps for $A < B$ & $A = B$.

\therefore 1 bit comparator \rightarrow 2 variable \rightarrow 4 rows

2 bit comparator \rightarrow 4 variable \rightarrow 16 rows.


n bit comparator \rightarrow 2^n variable \rightarrow 2^{2n} rows

for $(A \geq B)$ in 2 bit.

$$= (A_1 \geq B_1) \quad \underline{\underline{+}} \quad (A_0 \geq B_0)$$

$$= (A_1 \text{ xnor } B_1) \text{ and } (A_0 \text{ xnor } B_0).$$

$$= (A_1 \text{ } \underline{\underline{\oplus}} \text{ } B_1) \text{ } \cdot \text{ } (A_0 \text{ } \underline{\underline{\oplus}} \text{ } B_0).$$




for $(A > B) \rightarrow A_1 > B_1,$

(start comparing from MSB)

$$\text{If } A_1 = B_1 \quad + \quad A_0 > B_0.$$


$$(A > B) = (A_1 \overline{B_1}) + (A_1 \oplus B_1)(A_0 \overline{B_0}).$$



For $A < B$, start comparing from MSB -

$$A_1 < B_1 \quad A_1 = B_1 \quad A_0 < B_0$$

$$A < B \rightarrow (\overline{A}_1 B_1) + (A_1 \odot B_1) (\overline{A}_0 B_0)$$



For 4 bit

$$A < B \rightarrow A_3 < B_3$$

$$\rightarrow A_3 = B_3 \quad A_2 < B_2$$

$$\rightarrow A_3 = B_3 \quad A_2 = B_2 \quad A_1 < B_1$$

$$\rightarrow A_3 = B_3 \quad A_2 = B_2 \quad A_1 = B_1 \quad A_0 < B_0$$

$$(A < B) = \overline{A}_3 B_3 + (A_3 \odot B_3) \cdot \overline{A}_2 B_2 + (A_3 \odot B_3) \cdots$$

① Truth-table of 5

② write eqn of y including I + S

③ plot Q1

PAGE NO.	/ /
DATE	/ /

#

Multiplexer: * always 1 output. (many to one device)

- Combinational circuit \rightarrow that takes selects binary information from one of many input lines.
and directs it to one output line.


S1
I
are inputs.

Mean for
y includes
I

Simply a data selector.

Advantages

- ① Reduces wires.
- ② Reduces complexity
- ③ Implement various circuits.




$S_0 \& S_1$ = selector line.

$$\boxed{\begin{array}{l} S_0 = \text{LSB} \\ S_1 = \text{MSB} \end{array}}$$

When, $S_0 \& S_1 = 00$, I_0 will be selected.

$S_0 \& S_1 = 11$, I_3 will be selected.

Representation



If $n = \text{no. of inputs}$.

$n = 2^m$, $m = \text{no. of select lines}$.

$$m = \log_2 n \quad \therefore n=4, m=\log_2 2^2 = 2$$

6	S	Y
0	X	0
1	0 → I ₀	
1	1 → I ₁	

y me I atahai
S logic banta hai
S, & so LHS (Input) / Output

TT

PAGE No.

DATE

11

$\frac{2:1}{1}, \frac{4:1}{2}, \frac{8:1}{3}, \frac{16:1}{4} \text{ & } \frac{82:1}{5}$ Mux.


selector lines

2:1 Mux

(TT \rightarrow S) ① Truth table (netta).

② Fan acc. to it of Y

③ Plot eqn.



Truth table

E	S	Y
0	X	0
1	0	I ₀
1	1	I ₁

When Enable = 0,

Y = 0.


In rest cases E = 1

① TT of S

② Fan of Y including I & S

$$Y = E \cdot \bar{S} I_0 + E \cdot S \cdot I_1$$

$$= E (\bar{S} \cdot I_0 + S \cdot I_1)$$



$$n = 2^m$$


$n = \text{no. of inputs}$

$$m = \text{no. of selectines.}$$

PAGE NO.	
DATE	/ /

4:1 Multiplexer

4 inputs 1 output, 2 selector lines. $n = 2^m$



$S_1 \quad S_0 \quad Y$

$$Y = \overline{S_1} \overline{S_0} I_0 + \overline{S_1} S_0 I_1 + S_1 \overline{S_0} I_2 + S_1 S_0 I_3$$

0 0 I_0


$\overbrace{\qquad\qquad\qquad}$

0 1 I_1

1 0 I_2

plot.

1 1 I_3



- ① Truth table of s.
- ② Ean of Y including I + S
- ③ Plot ean

PAGE No.	/ / /
DATE	/ / /

8:1 Multiplexer \rightarrow 3 selector lines $\therefore 2^m = n$

$I_0 \dots I_7$ & 3 selector lines & 1 Y Output.

∴ ① $s_0 \quad s_1 \quad s_2 \quad Y$.

$$0 \quad 0 \quad 0 \quad \rightarrow I_0$$

$$0 \quad 0 \quad 1 \quad \rightarrow I_1$$

$$0 \quad 1 \quad 0 \quad \rightarrow I_2$$


$$0 \quad 1 \quad 1 \quad \rightarrow I_3$$

$$1 \quad 0 \quad 0 \quad \rightarrow I_4$$

$$1 \quad 0 \quad 1 \quad \rightarrow I_5$$


$$1 \quad 1 \quad 0 \quad \rightarrow I_6$$

$$1 \quad 1 \quad 1 \quad \rightarrow I_7$$




② Ean $\Rightarrow Y = \bar{s}_0 \bar{s}_1 \bar{s}_2 I_0 + \bar{s}_0 \bar{s}_1 s_2 I_1 + \bar{s}_0 s_1 \bar{s}_2 I_2 + \bar{s}_0 s_1 s_2 I_3 + s_0 \bar{s}_1 \bar{s}_2 I_4 + s_0 \bar{s}_1 s_2 I_5 + s_0 s_1 \bar{s}_2 I_6 + s_0 s_1 s_2 I_7$


This is the equation without enable.



8:1 multiplexer using 2:1



similarly 16:1




When $E = 0$, multiplexer & demux don't operate.

- * ① T-T according to no. of outputs.
② fan for each output.

PAGE No.	/ /
DATE	/ /

Demultiplexer (One to Many) (only one input).


* to select output, we have selector lines.



1:2 Demux : 1 input, 2 output, 1 selection line

* 1:4 Demux , 1 input, 2 outputs, 2 selection lines

1:2 Demux : (E, I & s_0 are inputs)



expression for outputs :

$$y_0 = E \cdot \overline{s_0} \cdot I$$


$$y_1 = E \cdot s_0 \cdot I$$

① Truth table. Include E, S₁, S₀, I. Inputs \rightarrow Y output.

②. Eqn of Y including S₁, S₀ & I.


③ Plot eqn.

PAGE No.	/ /
DATE	/ /



1:4 DEMUX.

4 outputs, 2 selector lines.



② Truth tables.

E	S ₁	S ₀	Y ₀	Y ₁	Y ₂	Y ₃
0	x	x	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1

② Ban $Y_0 = E \cdot \bar{S}_1 \cdot \bar{S}_0 \cdot I$

$$Y_1 = E \cdot \bar{S}_1 \cdot S_1 \cdot I$$

$$Y_2 = E \cdot S_1 \cdot \bar{S}_0 \cdot I$$

$$Y_3 = E \cdot S_1 \cdot S_0 \cdot I$$






Include I in eqn.

4 input and gates.

Truth table, LHS = Input
RHS = output.

Bank(s) must contain input

PAGE No.	(2)
DATE	/ /



1:4 demux


1:8 using 2, 1:4 & 1 1:2 (because \rightarrow take input of 2 1:4)

1:16 using 4, 1:4, 2 1:2 (\rightarrow n — at 4 1:4).

NOTE: 2020E using 2x1 multiplexer:

Demultiplexer as Decoder :

- Obtain 2:4 decoder using 1:4 demux.
- 3:8 decoder using 1:8 demux.

1:4 demux \rightarrow 2:4 decoder

$s_0 \ s_1$	$I_0 \ I_1$	I_0	$y_0 \ y_1 \ y_2 \ y_3$
0 0	0 0	0	1 0 0 0
0 1	0 1	1	0 1 0 0
1 0	1 0	0	0 0 1 0
1 1	1 1	1	0 0 0 1

* we don't have to do anything with outputs in decoder + demux.

* consider s_1 & s_0 in demux as inputs.
and

I as a 5 volt power supply.
 \rightarrow thus demux becomes decoder.

\therefore $s_0 \rightarrow I_0$ & for decoded inputs.
 $s_1 \rightarrow I_1$

1:4 demux \rightarrow 2:4 decoder.

* for 3:8 decoder + 1:8 demux

$s_0 \rightarrow I_0$
$s_1 \rightarrow I_1$
$s_2 \rightarrow I_2$

* consider s_0 , s_1 & s_2 as inputs
& I as 5 volt power in
demux = ~~Decoder~~ Decoder.

LHS $\rightarrow S$
RHS $\rightarrow Y(I)$

- ① T-T
- ② Eqn of y in terms of S .


① T-T of 2:1
 ② Eqn of 2:1
 ③ App14 values to S, I₁, I₀ such that we get required gate
 PAGE NO. 3, 7, 9 To DATE

Basic logic gates using Mux: (2:1)

*

NOT Gate

input





Truth table

S	I ₀	Y
0	1	0
1	0	1

∴ $Y = \bar{S}$ according to (T-T).

*

AND Gate using (2:1)



Y =


E	S	Y
0	0	0
1	0	I ₀

∴ (1)

$$Y = \bar{E} \cdot \bar{S} I_0 + E \cdot S \cdot I_1$$

$$Y = \bar{S} I_0 + S \cdot I_1$$

put $S = A$, $I_1 = B$, $I_0 = 0$



$$Y = \bar{A} \cdot 0 + A \cdot B$$

$$Y = AB \Rightarrow \text{AND}$$

*

OR Gate $\Rightarrow (A + B)$

$$Y = \bar{S} \cdot I_0 + S \cdot I_1$$

E S Y

1 0 I₀

1 1 I₁

put ~~I₀~~ I₀ = B, S = A.

I₁ = 1.

(A)

either $I_0 = 0$
 $I_1 = 1$, value
 or other = 3

- ① Truth table of 2:1
- ② GAN of 2:1
- ③ $S = A$

$I_0 + I_1$
 (Value 1 & B)

- ④ Truth table of Gate
- ⑤ Determine value of $I_0 \oplus I_1$.

(by grouping 7.7.
 in pairs of 2)

PAGE No.

DATE

///


A	B	Y	
0	0	0	$Y = B$
0	1	1	
1	0	1	
1	1	1	$Y = 1$

despite.


Despite $B = 1$,

$Y = A = 1$.

$\therefore \underline{I_0 = B}, \underline{I_1 = 1}$



NOR Gate using 2:1



NOR \rightarrow


A	B	Y	
0	0	1	$\cancel{Y = B}$
0	1	0	$Y = \overline{B}$
1	0	0	$Y = \cancel{0}$
1	1	0	$Y = 0$, irrespective of A & B. $= I_1$

$Y = \text{complement of } B = \overline{\overline{B}} = I_0$.

$\underline{\underline{Y = 0}}$, irrespective of A & B. $= I_1$.

$$\boxed{\overline{A} \cdot \overline{B}} + A \cdot 0 \quad \underline{\underline{\text{Norgate.}}}$$

* Nand Gate (2:1 mux)



NAND

A	B	Y	
0	0	1	$A=0$
0	1	1	$\underline{Y=1}$
1	0	1	$Y=\overline{B}$
1	1	0	

for $A=0, Y=1$

$Y = \overline{B}$, Y is always complement of B.

$I_0 \geq 1, I_1 \geq B$.


$\Rightarrow \overline{S}I_0 + S\bar{I}_1$

$\Rightarrow \overline{A} \cdot 1 + A \cdot \overline{B}$.

$\Rightarrow \overline{A} + A\overline{B}$.

$= (\cancel{\overline{A}+A}) \cdot (\overline{A}+\overline{B}) = \cancel{\overline{A}+B} = \text{NAND}$

* XOR (2:1)



XOR


A	B	Y	
0	0	0	$Y=B$
0	1	1	
1	0	1	$Y=\overline{B}$
1	1	0	

$\therefore I_0 \geq B, I_1 \geq \overline{B}$

$\overline{A} \cdot B + A \cdot \overline{B}$

$= A \oplus B$

* XNOR Gate using mux 2:1



$$\bar{S}I_0 + S I_1 = Y.$$

XNOR

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

$$\bar{A}\bar{B} + AB = A \oplus B$$

At one time only one input is high rest all low.

PAGE NO.	
DATE	/ /


Encoder :

- has n outputs. + $M < 2^n$ ~~out~~ inputs

More inputs less output

* * * It has been assumed that at a given time only one input is high & depending on that we get the output

4:2 encoder, 4 inputs 2 outputs.



Truth table of 4:2 Encoder.


I ₀	I ₁	I ₂	I ₃	A	B
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1

~~$A = I_2 \oplus I_3$~~ ~~$B = I_1 \oplus I_3$~~

$A = I_2 \oplus I_3$ $B = I_1 \oplus I_3$

A is high for $I_2 + I_3$


Eqn of output $A = I_3 + I_2$. } Based on output
B = $I_1 + I_2$. } should include ①.



Only single input is high at a time.

PAGE No.	
DATE	/ /

8:3 encoder. 8 inputs + 3 outputs.



Truth table

I ₀	I ₁	I ₂	I ₃	I ₄	I ₅	I ₆	I ₇	A	B	C
0	1	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	0	0	1
0	0	0	1	0	0	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	0	0	1	0	0	1	0	0
0	0	0	0	0	0	1	0	1	0	1
0	0	0	0	0	0	0	1	1	1	0
I ₀	I ₁	I ₂	I ₃	I ₄	I ₅	I ₆	I ₇	A	B	C

Fan of A $\rightarrow I_4 + I_5 + I_6 + I_7$.

i.e. (A is high at)

Fan of B $\rightarrow I_6 + I_7 + I_3 + I_2$




i.e. (B is high for input).

I₀, 1, 2, 3, 4, 5, 6, 7

Fan of C $\rightarrow I_2 + I_3 + I_5 + I_7$. (6, 7, 4, 5)

Diagram

(1, 3, 5, 7) C



At one pt only one input pin is high.

PAGE No.	/ /
DATE	/ /

Application of Encoder : saving i/o pins

Decimal to BCD (10:4)

(10:4) → each input = decimal.
each output = BCD.

① 7.7. → 10 inputs - LHS
→ 4 outputs of BCD at RHS.

② Eqn

③ Plot.

Priority Encoder:

to set priority to the inputs.

if I₁ & I₂ are high simultaneously,
I₂ will be more priority.
& output will be from I₂.

Other case - I₂ & I₃ are high simultaneously
I₃ will be more priority.
& output will be from I₃.

When all inputs are zero → we have a V_{pin} at Output.


- only one input high at a time.
- ① 77 of priority encoder.
 - ② always check the value of highest priority
 - ③ Ean.

PAGE No.	/ / /
DATE	

Priority Encoder

* assume I_0 = low priority

& I_3 = max priority



If I_3 = high, no need to check rest.

Truth-table

Priority				I_0	Y_1	Y_2
I_3	I_2	I_1	I_0			
0	0	0	0	0	X	X
0	0	0	1	1	0	0
0	0	1	X	X	0	1
0	1	X	X	X	1	0
1	X	X	X	X	1	1

Truth-table → always check the highest priority

I_0	I_1	I_2	I_3	$Y_1(A)$	$Y_2(B)$	Y
0	0	0	0	0	0	01
X	1	0	0	0	1	11
X	X	1	0	1	0	1
X	X	X	1	1	1	11

$$Y_1 \Rightarrow (I_2 \rightarrow I_3)$$

$$\text{high at } (I_2 + I_3)$$

$$Y_2 \Rightarrow (I_1 \rightarrow I_3)$$

$$\text{high at } (I_1 + I_3)$$

$$x + (\bar{x} \cdot y) = \cancel{(x \cdot \bar{x})} \cdot (x + y)$$

$$= \underline{\underline{x + y}}$$

PAGE No.	
DATE	/ /

$V = 0I_0 + I_1 + I_2 + I_3$.

$$y_1(A) = 0 \cdot I_3 + \bar{I}_3 \cdot I_2 = (I_3 + I_2)$$


$$y_2(B) = \underbrace{I_1}_{\alpha}, \underbrace{\bar{I}_2}_{y}, \underbrace{\bar{I}_3}_{y} + I_3$$

$$= \alpha(I_3 + \bar{I}_3) \cdot \cancel{I_2}$$

$$= \cancel{(I_3 + \bar{I}_3)} \cdot \underline{\underline{(I_3 + \bar{I}_2 \cdot I_1)}}$$

$$y_1(A) = (I_3 + I_2)$$

$$y_1(B) = \underline{\underline{(I_3 + (\bar{I}_2 \cdot I_1))}}$$



(8:3) \rightarrow same working as 4:2 $I_0 \dots I_7 \rightarrow (A B C)^V$

(8:3) using (4:2).

Study
during
exams

Only one of the output is high at a time.

PAGE No.	/ /
DATE	/ /

Decoder : (4:10) (3:8)

* More outputs less inputs.

used for \rightarrow BCD to Decimal.

3:8 decoder, 3 inputs, 8 outputs

A	B	C	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
			0	0	0	0	0	0	0	1

$$D_0 = \bar{A} \bar{B} \bar{C}$$

$$A \bar{A} \quad B \bar{B} \quad C \bar{C}$$
$$(\bar{A} \bar{B} \bar{C}) \longrightarrow D \rightarrow D_0$$

$$D_1 = \bar{A} \bar{B} C$$

$$(\bar{A} \bar{B} C) \longrightarrow D \rightarrow D_1$$

$$D_2 = \bar{A} B \bar{C}$$

$$(\bar{A} B \bar{C}) \longrightarrow D \rightarrow D_2$$

$$D_3 = \bar{A} B C$$

$$(\bar{A} B C) \longrightarrow D \rightarrow D_3$$

$$D_4 = A \bar{B} \bar{C}$$

$$(A \bar{B} \bar{C}) \longrightarrow D \rightarrow D_4$$

$$D_5 = A \bar{B} C$$

$$(A \bar{B} C) \longrightarrow D \rightarrow D_5$$

$$D_6 = A B \bar{C}$$

$$(A B \bar{C}) \longrightarrow D \rightarrow D_6$$

$$D_7 = A B C$$

$$(A B C) \longrightarrow D \rightarrow D_7$$

#


for BCD to Decimal. (~~4:10~~).

BCD \rightarrow input (A, B, C, D).

output \rightarrow Decimal (value of decimal).



#

4:16 using 318 decoders.



#

8:8 using 214.



- (1) Outputs remains as it is
- (2) combine inputs as single input
- (3) Enable (use as switch NOT gate)