


SR-Latch (using nand gate)



| Nand | | |
|------|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

S R ϕ_{n+1}

Invalid state $(\phi=1, \bar{\phi}=1)$

0 0 1



* * *

1 0 0

Hold state ϕ

1 1 1


$$\overline{1 \cdot \phi} = \overline{1 + \phi} \quad \left| \begin{array}{l} 1 \cdot \phi \\ = 0 + \phi \\ = \phi \end{array} \right. = \underline{\underline{\phi}}$$




* Latch is beginning block of FLIP FLOP .

| | |
|----------|-----|
| PAGE No. | / / |
| DATE | / / |

SR FLIP FLOP using NAND gate :



| CLOCK | S | R | Q_{n+1} |
|---------------|---|---|---|
| NOT Triggered | - | - | $Q_n \leftarrow$ previous state output. |
| 0 | 0 | 0 | Hold (according to latch) |
| 0 | 1 | 0 | 0 - Reset |
| 1 | 0 | 0 | 1 - Set |
| 1 | 1 | 1 | Invalid |




SR Latch using NOR gate:

NOR

140 ± 0

TAT ± 0

| | | |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |




| S | R | $Q(n+1)$ |
|---|---|------------------------------|
| 0 | 0 | Hold State ($Q + \bar{Q}$) |
| 0 | 1 | 0 |
| 1 | 0 | 1 |
| 1 | 1 | Invalid |

$$(1, 0, 0, \overline{0+Q}) = \overline{Q}$$

$$4^{\text{th}} (0, 0)$$

$$\begin{array}{c|c} \cancel{(0+Q)} & (0+\bar{Q}) \\ \hline = \overline{Q} & = 0 \cdot \overline{Q} \\ & = 0 \end{array}$$




$$(0, 1, 0, \overline{0+Q}) = Q$$

| | |
|-------|---|
| reset | / |
| set | / |


At t₀

- AB latching using NOR latch.



- SR latch using NOR

| CLOCK | S | R | Q (initial) |
|-------|---|---|---|
| OFF | — | — | Q _n → same output as previous. |
| ON | 0 | 0 | Hold |
| | 0 | 1 | 0 |
| | 1 | 0 | 1 |
| | 1 | 1 | Invalid. |



input for latch. → we get this

③ ④

data from

| | | | |
|---|---|---|---------------------------|
| 0 | 0 | 0 | hold |
| 0 | 1 | 0 | extra AND gates of set or |
| 1 | 0 | 1 | reset |
| 1 | 1 | 1 | Invalid. |

↑
output of latch

(SR)

| | | |
|---|---|-----------|
| 0 | 0 | → hold |
| 0 | 1 | → 0 |
| 1 | 0 | → 1 |
| 1 | 1 | → Invalid |

0 0 0 0
0 0 0 1
0 0 1 0
0 0 1 1
0 1 0 0
0 1 0 1
0 1 1 0
0 1 1 1
1 0 0 0
1 0 0 1
1 0 1 0
1 0 1 1
1 1 0 0
1 1 0 1
1 1 1 0
1 1 1 1

Characteristics Table

Maxima

1st column is also tested
on SP values only,
based on SP T-T.

| S | R | Q_n | Q_{n+1} | $* 0 \cdot 0 \rightarrow 3,000$ same value. |
|---|---|-------|------------|---|
| 0 | 0 | 0 | hold | 0 |
| 0 | 0 | 1 | Some value | 1 |
| 0 | 1 | 0 | 0 | { Preset } $\Rightarrow 10 \rightarrow 1$ (4) |
| 0 | 1 | 0 | 0 | { Preset } |
| 1 | 0 | 0 | 1 | 2 |
| 1 | 0 | 1 | 1 | 2 |
| 1 | 1 | 0 | X | { Invalid } |
| 1 | 1 | 1 | X | { Invalid } |

Characteristics eqn.

| Q _n | S | $\bar{R}Q_n$ | $\bar{R}\bar{Q}_n$ | RQ_n | $R\bar{Q}_n$ |
|----------------|---|--------------|--------------------|--------|--------------|
| | | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 1 | 0 |

Based on above
T-T, mark points
where we get 1 in
column ④ i.e. Q_{n+1} .

* also mark don't care.

$$\Rightarrow [S + \bar{R}Q_n] \Rightarrow \text{characteristic eqn of SR}$$

Excitation Table.

(reverse characteristics table), place value of

| Q_n | Q_{n+1} | S | R | $S \neq R$ according to charac' table |
|-------|-----------|---|---|--|
| 0 | 0 | 0 | X | values of $Q_n \neq Q_{n+1}$ |
| 0 | 1 | 1 | 0 | |
| 1 | 0 | 0 | 1 | \therefore at (00, 01) SR, |
| 1 | 1 | X | 0 | $Q_n \neq Q_{n+1}$ is (00). |

\therefore at (01) SR \therefore at (00, 10) SR

that for S=0, R=X.

$$Q_n + Q_{n+1} = (10)$$

$$Q_n + Q_{n+1} = (11)$$

\therefore at (10) SR


$$\therefore S = X, R = 0$$

$$Q_n + Q_{n+1} \text{ is (01)}$$

#


JK - Flip Flop \rightarrow 75Y. SR Flip Flop

(to correct 'Private' issue in SR)



JK Flip Flop.

- * take Q_n and input it to extra Nand (R)
- * take $\overline{Q_n}$ and input it to extra Nand (S).

latch \rightarrow SR.

$$\begin{cases} Q_n = 1 & 1 \quad 0 \rightarrow Q_{n+1} = 0 \\ Q_n = 0 & 0 \quad 1 \rightarrow Q_{n+1} = 1 \end{cases}$$

| J | K | Q_{n+1} | |
|---|---|-----------|-------|
| 0 | 0 | | |
| 0 | 1 | 0 | Hold |
| 1 | 0 | 1 | |
| 1 | 1 | | Q_n |

Same as SR ~~to~~.


* Types of triggering

(1) Edge

→ -ve & +ve

(2) level

→ low & high.



→ → Positive level.

→ → -ve level. → -ve level.

OR.

→ → -ve.

+ve triggered
edge.

-ve edge
triggered.

-ve edge

-ve
edge.

JK

| | |
|-----|-------------|
| 0 0 | Hold |
| 0 1 | 0 |
| 1 0 | 1 |
| 1 1 | \bar{Q}_n |

PAGE NO.


DATE

* Characteristics table of JK flip flop.

↳ based on T-T of JK flip flop only |

↳ based on JK 77

| J | K | Q_n | Q_{n+1} |
|-----|---|-------|---|
| 0 | 0 | 0 | 0 → Hold 0 : i.e. hold previous output ans |
| 1 ✓ | 0 | 0 | 1 → Hold. |
| 0 | 1 | 0 | 0 → Reset (acc to JK) |
| 0 | 1 | 1 | 0 |
| 1 ✓ | 1 | 0 | 1 → Set (acc to JK) |
| 1 ✓ | 1 | 1 | 1 |
| 1 | 1 | 0 | 1 → (\bar{Q}_n) } according to JK T- 0 → (\bar{Q}_n) } |
| 1 | 1 | 1 | |



$$\Rightarrow (\bar{K}Q_n + \bar{J}Q_n \oplus J\bar{Q}_n) \leftarrow \text{characteristics eqn.}$$

* Excitation Table.

| Q_n | Q_{n+1} | J | K | |
|-------|-----------|---|---|---|
| 0 | 0 | 0 | x | --- (00, 01) at $Q_n \neq Q_{n+1} = 00$ |
| 0 | 1 | 1 | x | (10, 11) at $Q_n \neq Q_{n+1} = 01$ |
| 1 | 0 | x | 1 | (01, 11) at $Q_n \neq Q_{n+1} = 10$ |
| 1 | 1 | x | 0 | (10, 00) at $Q_n \neq Q_{n+1} = 11$ |

→ check for Q_n & Q_{n+1} value in charac. table.

& accordingly fill J & K values.



→ If we have more than 1 value for J & K at some Q_n & Q_{n+1} -- put (x).

to = delay

Two time of
clock.

Race Around condition


- ① level triggered J-K flip flop.
- ② when $J = K = 1$ (toggle) $(\overline{Q_n})$
- ③ $T_w \gg T_d$.




as T_w is greater, again circuit will run considering
the output 1 for $Q = 0$ for $\overline{Q_n}$ that is new outputs
& again change value for $Q_n + \overline{Q_n}$

* Race around.

* Master Slave \rightarrow (to solve Race around condition.)



- ① $J \neq K = 1$
- ② level triggered
and changes.
- ③ $T_d >> T_{d1}$.




* Master + slave we have 2 JK flip flops,

& now the slave Q_n or \bar{Q}_n


goes to Masters extra NAND Input.

a) shown in diagram

* And for clock of slaves JKFF, we put a NOT gate
to CLOCK.




BASIC JK FF.



* D FLIPFLOP

(storage
device)



(input == output)

| Q_{n-1} | D | Q_{n+1} |
|-----------|---|-----------|
| 0 | 0 | 0 |
| 1 | 1 | 1 |

* Characteristics table

(input = output)

(irrespective of prev. output)

| D | Q_n | Q_{n+1} |
|---|-------|-----------|
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

same as D.

$$\therefore \underline{Q_{n+1} = D} \leftarrow \text{characteristic eqn.}$$

* Excitation table


| Q_n | Q_{n+1} | D | <u>(based on charc. table)</u> |
|-------|-----------|---|--------------------------------|
| 0 | 0 | 0 | |

| Q_n | Q_{n+1} | D | because $(Q_{n+1} = D)$ |
|-------|-----------|---|-------------------------|
| 0 | 1 | 1 | |

| Q_n | Q_{n+1} | D | <u>output = input</u> |
|-------|-----------|---|-----------------------|
| 1 | 1 | 1 | |


we consider latest output

* Diagram from SR.



* T FlipFlop (Toggle FF)

| T | Q_{n+1} | Q _n |
|---|-------------|----------------------------|
| 0 | Q_n | ← same as previous output. |
| 1 | \bar{Q}_n | ← comp. of previous output |



* Characteristic table

| T | Q_n | Q_{n+1} |
|---|-------|-----------|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

$\left\{ \begin{array}{l} T=0, Q_{n+1} = Q_n \\ T=1, Q_{n+1} = \bar{Q}_n \end{array} \right\}$

$\left. \begin{array}{l} \\ \end{array} \right\} \text{XOR} =$

* Characteristic eqn \Rightarrow XOR gate truth table.

$$(T \oplus Q_n)$$

| <u>excitation table</u> | Q_n | Q_{n+1} | T |
|-------------------------|-------|-----------|---|
| | 0 | 0 | 0 |
| | 0 | 1 | 1 |
| | 1 | 0 | 1 |
| | 1 | 1 | 0 |

based on charc. table
take values of Q_n & Q_{n+1}
& compare it to T values.

Given ↓ required
 ↓
SR to D conversion

↓
 characteristics in SR

- * SR KO HIS DANH SE EXCITE KARU KI D KE
 Characteristics table.

{ SR → excitation table.
 { D → Characteristics table. }

SR - excitation


| q_n | q_{n+1} | S | R |
|-------|-----------|---|---|
| 0 | 0 | 0 | X |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | X | 0 |

D - characteristics table.

| D | q_n | q_{n+1} |
|---|-------|-----------|
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

→ (according to q_n & q_{n+1})

| # | D | q_n | q_{n+1} | S | R | write the SR excitation table. |
|---|---|-------|-----------|---|---|--------------------------------------|
| | 0 | 0 | 0 | 0 | X | |
| | 0 | 1 | 0 | 0 | 1 | |
| | 1 | 0 | 1 | 1 | 0 | |
| | 1 | 1 | 1 | X | 0 | |



D & $\bar{Q}_n \rightarrow$ input , S, R output.

SP eqn

| | \bar{Q}_n | Q |
|-----------|-------------|-----|
| \bar{D} | 1 | 1 |
| D | X | X |

~~or~~ $\bar{T} = 0$

$\Rightarrow \bar{D} = 1$.

$S = 1$ at. 10 & 11

$\bar{Q}_n = Q$

| | \bar{Q}_n | Q |
|-----------|-------------|-----|
| \bar{D} | X | 1 |
| D | | |

$R = 1$ at. 01 & 00

$\Rightarrow \bar{D} = 0$

given \rightarrow excite.

JK \rightarrow characteristics.

PAGE No.

DATE

#

T flip flop to JK :

given required

✓ T excitation table.

✓ JK characteristic table.

based on g_n & g_{n+1} JK charac. table.

| Value of JK | J | K | g_n | g_{n+1} |
|-------------|---|---|-------|-----------|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 0 |

T excitation table

| | g_n | g_{n+1} | T |
|---|-------|-----------|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 |
| 1 | 1 | 1 | 0 |

XOR

eqn


characteristic eqn of JK. for T. so T is 1 at

$\bar{Q}_n \bar{K}Q_n K\bar{Q}_n K\bar{Q}_n$

(3,4,6,7)

| | | | | |
|-----------|-------------|---|-------------|-------------|
| \bar{J} | 0 | 1 | $\boxed{1}$ | 2 |
| J | $\boxed{1}$ | 5 | $\boxed{1}$ | $\boxed{1}$ |

$(X\bar{Q}_n + J\bar{Q}_n)$ \rightarrow T is high for JK




according
to eqn.

+ clear & preset are asynchronous.

| | |
|------|-----|
| DATE | / / |
|------|-----|


clear & preset pin




clear preset

make
output = 0. make output = 1.

high enabled



low enabled




} similar for
Preset .

Counters:

- counter is a device that stores & displays the no. of times a particular event or process has occurred, often in relationship to clock.
- A counter circuit is usually constructed of a number of flipflops connected cascadedly.

* How to find the MOD value of counter?



MOD - number of different states is mod value.

∴ here MOD = 5.

* After applying 2¹ clock pulse, what is output.

∴ according to MOD, after 5, it gets into starting state again.

∴ 2¹th position is 1.

* How to find no. of flipflops required to design Mod-n counter?

⇒ $2^n > \text{Mod value.}$

$n = \text{no. of flipflops required.}$

∴ for MOD-5

$\therefore 2^3 = 8 > 5$

∴ 3 flipflops required.

Mod - 272 given

$\therefore \log_2(272)$
 $= 8 \dots$

(∴ take upper value)

$\therefore = 9$.

eg: 0-1-4-8-5

if we had value lower than 8 then
8 ff. but 8 has 4 bits hence
here we need 4 ff.


| | |
|----------|-----|
| Page No. | / / |
| Date | / / |

edge triggered

Synchronous vs Asynchronous


Synchronous

Asynchronous




- * same clock pulse for all.
- * either all true clock or not.
- * we can skip some stages & move.
- * Output goes in at a clock rather than input to next.
- * further ~~state~~ will get high based on prev. output.
- * sequence up or sequence down.

eg: 1 - 8 - 5 - 8 - 2



We traverse sequentially only

eg $\Rightarrow 1-2-\underline{3}-4-5$



* faster


* comparatively slower.

- * complex design
- * high cost
- * Ring, Twisted ring,
Johnson counter
- * less delay
- * easier design
- * low cost
- * Ripple counter.
- * more delay.

* Asynchronous \rightarrow up + down counter

up \rightarrow 0 \rightarrow 1 \rightarrow 2 \rightarrow 3 .

down \rightarrow 3 \rightarrow 2 \rightarrow 1 \rightarrow 0 .



either of
Q or \bar{Q} .

* edge triggered is only used.

| | Q (+ve) | \bar{Q} (-ve) | * some nature <u>down</u> |
|-----------------------------------|---------|-----------------|------------------------------|
| \rightarrow | down | up | * opp. nature <u>up</u> |
| $\rightarrow \overline{\text{D}}$ | up | down | |

MSB

Q₁ Q₀ D₁ D₀

designing synchronous counter (eg: 0 - 1 - 3 - 2)

→ 4 states, 8 max no \Rightarrow 2 bits

2 flip flops required $n = 4$.

$n=2$

input 13

D₁, D₀

only

using 2 flip flops

at ⑥.

2 FF

(PS)

Next state.

Q₁ Q₀

Q₁⁺ Q₀⁺

0 0

0 1

00 0

0 1

1 1

01 1

1 0

0 0

10 0

1 1

1 0

11 1

4

now next state number comes from (PS) →

1st case we had 00 i.e. 0, then according

to example after 0 we have 1, so next state of 0 is 1 i.e. 01

similarly, 2nd case we have 01 i.e. 1 to

which next state should be 3 according to example




∴ we have 11 i.e. 3 in next state.

| FF ₁ (D ₁) | FF ₂ (D ₀) | Q ₁ | Q ₀ | Q ₁ ⁺ | Q ₀ ⁺ |
|-----------------------------------|-----------------------------------|----------------|----------------|-----------------------------|-----------------------------|
| 0 | 1 | 0 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 | 1 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 1 | 0 |

∴ according to excitation table ①, plot P₁ on Q₁, Q₁⁺
P₂ on Q₂, Q₂⁺

cqn

$$D_1 = \underline{\text{input } Q_1 + Q_0} \quad ($$



1-3-5-2 \Rightarrow 3 FF.

D_2 D_1 D_0

0 0 0 K.

0 0 1 0 1 1

0 1 0 0 0 1

0 1 1 1 0 1

1 0 0 X

1 0 1 0 1 0


1 1 0 X

1 1 1 X

Ring Counter \rightarrow Synchronous Counter.

\rightarrow D FF used

\rightarrow 4 bit ring counter.




$$Q_3^+(n+1) = D_3 = Q_0(n).$$


$$Q_2^+(n+1) = D_2 = Q_3(n).$$

$$Q_1^+(n+1) = D_1 = Q_2(n).$$

* If you start with 0, it will continue always as zero.




* Twisted Ring Johnson counter



Here we connect \bar{Q}_0 to D_3

In Ring we connected Q_0 to D_3



\therefore 4 bit Johnson counter \rightarrow 8 states

Mod - 2^n \rightarrow different states

Total 2^n possible states.

Shift Registers

- S.P. are used in arithmetic operations
- eg: left shift, Right shift.
- Basic F.F. used is D FF

- * left shift = \times by 2.
- * Right shift = \div by 2.

| Mode | clocks need for n bit shift register | | |
|------|--------------------------------------|---------|-------|
| | loading | Reading | Total |
| SISO | n | n-1 | 2n-1 |
| SIPO | n | 0 | n |
| PISO | 1 | n-1 | n |
| PIPO | 1 | 0 | 1 |

s = serial.

p = parallel

J = input

O = output

- * SISO \rightarrow n bit \rightarrow n clock correspondance.
 - \rightarrow values to load n clocks (\rightarrow n values)
 - \rightarrow values to read n-1 clocks.
- * SIPO \rightarrow values to load n clock
 - \rightarrow to read we have parallel output, each output can be accessed easily thru 0 clocks
- * PISO \rightarrow
 - Parallel input only one clock can do input
 - \rightarrow n-1 to read

* PIPD \rightarrow on one clock all will get loaded
 \rightarrow 0 for output + 1 clock for loading all.

$\alpha \longrightarrow K$

① SR \rightarrow D.

$\downarrow E$ $\downarrow C$.

| q_n | q_{n+1} | S | R | D |
|-------|-----------|---|---|---|
| 0 0 | 0 X | 0 | X | 0 |
| 0 1 | 1 0 | 1 | 0 | 0 |
| 1 0 | 0 1 | 0 | 1 | 1 |
| 1 1 | X 0 | 1 | 0 | 1 |

② JK \rightarrow D


$\downarrow E$ $\downarrow C$

| q_n | \bar{q}_n | D | q_{n+1} |
|-------|-------------|---|-----------|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 |

JK-E.


D q_n q_{n+1} J K. \leftarrow based on char. table of JK

| | | | |
|-----|---|---|---|
| 0 0 | 0 | 0 | X |
| 1 0 | 1 | 1 | X |
| 0 1 | 0 | X | 1 |
| 1 1 | 1 | X | 0 |




J is high at (10, 01, 11)

K is high at (00, 10, 01)



J = 0



K = 1

③

 $D \rightarrow 0 \text{ JK}$
 \downarrow
 C


$$\begin{array}{cc|cc} q_n & q_{n+1} & D & q_{n+1} = D \\ \hline 0 & 0 & 0 & 0 \\ 0 & 1 & 1 & 0 \\ 1 & 0 & 0 & 1 \\ 1 & 1 & 1 & 1 \end{array}$$

| J | K | q_n | q_{n+1} | D |
|---|---|-----|---------|---|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 0 |

| q_n | q_{n+1} | J | K | D |
|-----|---------|---|---|---|
| 0 | 0 | 0 | X | 0 |
| 0 | 1 | 1 | X | 1 |
| 1 | 0 | X | 1 | 0 |
| 1 | 1 | X | 0 | 1 |

D is high at $(0, 1, 1)$ ~~q~~ q JK.

D is high for

 $(0, 0, 1, X),$
 $(1, 0, X, 0)$
 $011, 010,$
 $110, 100$


| $\bar{J}\bar{K}$ | $\bar{J}K$ | $J\bar{K}$ | JK |
|------------------|------------|------------|------|
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 |

$$\begin{aligned} \bar{Q}J + \bar{Q}K \\ \bar{Q}J + \bar{Q}K \\ \hline \end{aligned}$$

(u)

| SR-7 | Q_n | Q_{n+1} | S | R |
|---------|-------|-----------|---|---|
| (b) (c) | 0 | 0 | 0 | X |
| | 0 | 1 | 1 | 0 |
| | 1 | 0 | 0 | 1 |
| | 1 | 1 | X | 0 |

(T)

| T | Q_n | Q_{n+1} |
|---|-------|-----------|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

$$T=0, Q_{n+1} = Q_n$$

$$T=1, Q_{n+1} = \bar{Q}_n$$



$\Rightarrow \text{XOR} \Rightarrow T \oplus Q_n$

(7)

| Q_n | Q_{n+1} | T | S | R |
|-------|-----------|---|---|---|
| 0 | 0 | 0 | 0 | X |
| 1 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | X | 0 |

S is high at $(\overline{0}, 01)$ (TQ_n)

R is high at $(00, 01)$



$$S = \oplus$$

$$R = \oplus$$

eqn. according to T.

| | |
|----------|-----|
| PAGE NO. | / / |
| DATE | / / |

| (S) | JK | to T | Q _n | Q _{n+1} | T | R |
|-----|----|------|----------------|------------------|---|---|
| 0 | 0 | 0 | 0 | 0 | 0 | X |
| 0 | 1 | 1 | 1 | 1 | 1 | X |
| 1 | 0 | 0 | 0 | 1 | X | 1 |
| 1 | 1 | 1 | 1 | 0 | X | 0 |

| T-C | T | Q _n | Q _{n+1} |
|-----|---|----------------|------------------|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 |

JK can Job SR high

PAGE No. / /
DATE / /

* JK → SR
E C.

| JK | Q_n | Q_{n+1} | J | K |
|-----|-------|-----------|---|---|
| 0 0 | 0 | 0 | 0 | X |
| 0 1 | 1 | 1 | 1 | X |
| 1 0 | 0 | X | 1 | |
| 1 1 | 1 | X | 0 | |

SR

| S | R | Q_n | Q_{n+1} |
|-----|---|-------|-----------|
| 0 0 | 0 | 0 0 | 0 0 |
| 0 0 | 0 | 1 | 1 |
| 0 1 | 0 | 0 | 0 |
| 0 1 | 0 | 1 | 0 |
| 1 0 | 0 | 0 | 1 |
| 1 0 | 0 | 1 | 1 |
| 1 1 | 0 | 0 | X |
| 1 1 | 1 | 1 | X |

| Q_n | Q_{n+1} | S | R | J | K |
|-------|-----------|---|---|---|---|
| 0 0 | 0 | 0 | X | 0 | X |
| 0 1 | 1 | 0 | 0 | 1 | X |
| 1 0 | 0 | 0 | 1 | X | 1 |
| 1 1 | 1 | X | 0 | X | 0 |

highat 010, 101, 110, 100, 100)

J → (100, 011, 010)

| SR | SR | SR |
|----|----|----|
| X | X | 1 |
| X | X | X |

| SR | 0 | 0 | 1 | 1 | 10 |
|----|----------------|----------------|---|----------------|----|
| 0 | 0 | 0 | 1 | 1 | 10 |
| 1 | X ₄ | X ₅ | 1 | X ₆ | |


SR

| SR | X | X | Y |
|----|---|---|---|
| 0 | 1 | X | X |

SR latch

(NOR)

- The basic storage element is called latch.
It latches 0 & 1.

case 1 $S=0 + R=1$

NOR

| A | B | Y |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

∴ according to NOR 77. if

any input is 1, output is 0.

∴ $Q=0$ & $\bar{Q}=1$.memory $\left\{ \begin{array}{l} S=0 + R=0 \\ \text{condition} \end{array} \right.$ thus $Q=0$ & $\bar{Q}=1$.case 2 : $S=1 + R=0$.

∴ if any input is 1, output to that gate is 0.

∴ $\bar{Q}=0$.at R, we now have $(0,0) = 1 = Q$ now, $S=0$ & $R=0$ ∴ $Q=0$ & $\bar{Q}=1$.

& Q in last condn = 1

 $\bar{Q}=0$.inputs (S, Q) .∴ at S, we have $(0,1) = 0$ ∴ $\bar{Q}=0$.& at R, we have $(0,0) = 1$ ∴ $Q=1$.R (R, Q)

memory

condition.

not used

case 3 $S=1$ $R=1$ $Q=?$ $\bar{Q}=?$

∴ If any input is 1, output = 0.

∴ at $S=1 \rightarrow \bar{Q}=0$ } same output is
at $R=0 \rightarrow Q=0$. } not possible.

on starting, $S=0$, $R=0$

∴ $Q=0$, $\bar{Q}=1$ ← on starting analysis with

∴ $Q=1$, $\bar{Q}=0$ ← on starting analysis from Q .

| S | R | Q | \bar{Q} |
|---|---|-------------------------|-----------|
| 0 | 0 | memory (same as before) | |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | not used. | |

① use 3 cases →


② $(0,0) = \text{memory}$ & $(1,1) = \text{invalid}$.

③ * if any input = 1, output = 0.

Nand \rightarrow if any input is zero, output is 1.

| | |
|----------|-----|
| Page No. | |
| Date | / / |

SR latch (Nand Gate)



Nand.

| A | B | Y |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

\therefore if any input is 0, output is 1.

\therefore at S, $\underline{\underline{Q}} = 1$.

\therefore for $\underline{\underline{R}}$, input is $(1, 1)$,
thus $\underline{\underline{\bar{Q}}} = 0$.

$$\underline{\underline{Q}} = 1 \quad \underline{\underline{\bar{Q}}} = 0.$$

case 2 S=1, R=0.

\therefore if any input is 0, output is 1.

\therefore at R, $\underline{\underline{Q}} = 1$

\therefore for S, input is $(1, 0)$ i.e. $(S, \bar{Q}) \rightarrow$
thus $\underline{\underline{Q}} = 0$

$$\therefore \underline{\underline{\bar{Q}}} = 1, \underline{\underline{Q}} = 0.$$

case 3 at S=0, R=0.

\therefore at S, $\underline{\underline{Q}} = 1$; at R=0, $\underline{\underline{Q}} = 1$

\therefore both outputs can't be same.
(Invalid state).

at S=1 & R=1
this is Hold state.

$$\left. \begin{aligned} &\text{at } S \rightarrow (1, \bar{Q}) \quad R = (1, 0) \\ &\Rightarrow 1 \cdot \bar{Q} = \bar{1} + \bar{Q} \\ &= 0 + \bar{Q} = \bar{Q} \end{aligned} \right\} S$$

$$\left. \begin{aligned} &1 \cdot \bar{Q} = 0 + \bar{Q} \\ &= \bar{Q} \end{aligned} \right\} R$$

| R | P | Q | Q̄ |
|---|---|--------------------------|----|
| 0 | 0 | Invalid / not used. | |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | memory holds same value. | |

① If any input is zero, output is 1.

② (1, 1) memory state

$$\rightarrow S \Rightarrow 1, \bar{Q} = \text{input.}$$

applying nand.

$$\overline{1 \cdot \bar{Q}} = \bar{T} + \bar{\bar{Q}}$$

$$= 0 + \bar{Q} = \underline{\underline{Q}} \quad \begin{cases} \text{same} \\ \text{output.} \end{cases}$$

$$R \Rightarrow 1, Q = \text{input}$$


applying nand.

$$\overline{1 \cdot Q} = \bar{T} + \bar{Q}$$

$$= \underline{\bar{Q}} \rightarrow \text{same output.}$$

③ To find T.T.

using 8 cases.

SR FLIPFLOP

| S | R | Q | \bar{Q} |
|---|---|---------|-----------|
| 0 | 0 | Invalid | |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | Memory | |

∴ at $\text{CLK} \rightarrow$ input is $(\overline{S \cdot \text{CLK}})$ according to Nand Gate.

$$\begin{aligned} S^* &= (\overline{S \cdot \text{CLK}}) \\ &= \overline{S} + \overline{\text{CLK}} \end{aligned}$$

at $R^* \rightarrow$ input is $(\overline{R \cdot \text{CLK}})$ according to Nand Gate.

$$\begin{aligned} R^* &= (\overline{R \cdot \text{CLK}}) \\ &= \overline{R} + \overline{\text{CLK}} \end{aligned}$$

Truth Table

| CLK | S | S^* | R | R^* | Q | \bar{Q} |
|------|-------|-------|-----|-------|---------------|-----------|
| 1000 | - | - | - | - | Memory | • |
| High | 0 (1) | 0 | (1) | | Memory state | |
| | 0 (1) | 1 | (0) | | 0 | 1 |
| | 1 (0) | 0 | (1) | | 1 | 0 |
| | 1 (0) | 1 | (0) | | Invalid state | |

comes
according
to SR latch

∴ when clock is 1.

$$S^* = \overline{S} + R^* = \overline{R}$$

$$\text{when } S=0 \quad S^* = 1 \quad R=0, \quad R^* = 1$$

$$S=1 \quad S^* = 0 \quad R=1, \quad R^* = 0.$$

- * SR F.F. TruthTable comes from SR Latch.
- * (1) Find eqn for S^* w.r.t S & R^* w.r.t R .
- (2) $S^* = \bar{S}$ & $R^* = \bar{R}$.
- (3) T.T. according to SR latch.

| | |
|----------|-------|
| PAGE No. | / / / |
| DATE | / / / |

* TruthTable

| CLK | S | R | Q_{n+1} | Q |
|-----|---|---|-----------|---------------|
| 0 | - | - | 0 | |
| 1 | 0 | 0 | 0 | { Hold state. |
| 1 | 0 | 1 | 0 | |
| 1 | 1 | 0 | 1 | |
| 1 | 1 | 1 | Invalid | |

* Characteristic Table.

| Inputs . | | | Output - | |
|----------|---|---|-----------|------------------------|
| Q_n | S | R | Q_{n+1} | |
| 0 | 0 | 0 | 0 | { Hold state |
| 0 | 0 | 1 | 0 | { reset |
| 0 | 1 | 0 | 1 | { set |
| 0 | 1 | 1 | X | { Invalid |
| 1 | 0 | 0 | 1 | { Hold $Q_{n+1} = Q_n$ |
| 1 | 0 | 1 | 0 | |
| 1 | 1 | 0 | 1 | |
| 1 | 1 | 1 | X | |

S

* charac. table consider (SR) only for output.

* The output column is based on SR FF T.T.

* charac. eqn : Based on above T.T., mark points

Where we get (1 in Q_{n+1})

* consider don't care also.

| Q_n | SR | $\bar{S}\bar{R}$ | $\bar{S}R$ | SR | $S\bar{R}$ | |
|-------|----|------------------|------------|----|------------|------------------------------|
| Q_n | 0 | 1 | X | 1 | 0 | $\Rightarrow S + \bar{R}Q_n$ |
| Q_n | 1 | 0 | X | 1 | 1 | |
| | | | | | | charac. eqn. for SR. |

* Q_{n+1} is high at $\Rightarrow 2, 3, 4, 6, 7$.

Excitation Table : (determined by charac.-table)


| Inputs | | Outputs | | SR | SR |
|--------|-----------|---------|---|----------|----------|
| q_n | q_{n+1} | S | R | ... | (00, 01) |
| 0 | 0 | 0 | X | (10, X) | |
| 0 | 1 | 1 | 0 | (01, X) | |
| 1 | 0 | 0 | 1 | (00, 10) | |
| 1 | 1 | X | 0 | (00, 01) | |

- * place value of S + R according to charac-table values of $(q_n \text{ & } q_{n+1})$
- * If value contradicts put a \approx .

- ① Create latch
→ Create T-T. according to gate (caso).
- ② Create F.F.
→ Create T-T. according to latch inputs & gates used.
- ③ Charac.-table based on T-T. of F.F.
- ④ Excitation table based on char.-table


① stores the same value

PAGE No. / / /
DATE / / /



① similar to SR flip flop.

② we consider only one input,
other input is its compliment.



single input (just compliment).

Truth table of D FF.

| Ck | D | Q_{n+1} |
|----|---|-----------|
| 0 | x | Q_n |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

} same input & output

$$D = Q_{n+1}$$

* Characteristic Table

| D | q_n | q_{n+1} | <u>Input = Output</u> |
|---|-------|-----------|-----------------------|
| 0 | 0 | 0 | |
| 0 | 1 | 0 | |
| 1 | 0 | 1 | . |
| 1 | 1 | 1 | |

$$\therefore \text{characteristic eqn} = \boxed{q_{n+1} = D.}$$

* Excitation Table

| q_n | q_{n+1} | D |
|-------|-----------|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |


\therefore according to
charact. table.

| SR | JK | S | K | R | X | Qn | Qn |
|----|----|---|---|---|---|----------|----|
| 1 | 0 | 0 | | | | 0 | |
| 1 | 0 | 1 | | | | 0 | |
| 1 | 1 | 0 | | | | 1 | |
| 1 | 1 | 1 | | | | Invalid. | |

| | |
|----------|-------|
| PAGE No. | / / / |
| DATE | / / / |

JK FF

① Adv \Rightarrow we don't have invalid state at (1,1) position like SR FF.



* Similar to SR F.F.

① take q as input in $R(k)$ (8 inputs now) \oplus

\bar{q} as input in $S(j)$ (8 inputs in s)

$$(S = J, R = K)$$

case 1) $Clk = 0 \rightarrow$ Memory State.

~~etc etc~~

at $Clk = 1$

case 2) $J = 0, 1 \quad \& \quad K = 0$

for NAND, any input = 0, output = 1.

$q = 1, \bar{q} = 0$. \exists according to SR FF T7.

case 3) $J = 0, K = 1, q = 0, \bar{q} = 1$

\hookrightarrow according to SR FF T7.

In JK F.F.) First three cases are same as SR FF.

charact-table based on T-T.

Excitation-table based on char-table.

PAGE NO.

DATE

* case 4) $J=1 \text{ and } K=1$.

assume $q=0 \text{ and } \bar{q}=1$.

The output we get is 1,0

$$= (\underline{q=1} \text{ and } \underline{\bar{q}=0})$$

now, the $q=1 \text{ and } \bar{q}=0$.

i.e. $J=1, K=1 \quad q=1 \text{ and } \bar{q}=0$.

\therefore according to this, $q + \bar{q}$ becomes.

$$q=0 \text{ and } \bar{q}=1.$$

\therefore we get complement of previous state.
i.e. toggle.

\therefore Truth-table \rightarrow 1st 8 cases same as SR.

| CLK | J | K | q_{n+1} | |
|-----|---|---|-------------|---------------|
| 0 | x | x | q_n | memory |
| 1 | 0 | 0 | q_n | |
| 1 | 0 | 1 | 0 | |
| 1 | 1 | 0 | 1 | |
| 1 | 1 | 1 | \bar{q}_n | toggle state. |

* characteristic table \rightarrow based on T-T of JK

| Q_n | J | K | Q_{n+1} | | J | K | Q_n |
|-------|---|---|-----------|--------------|---|---|-------|
| 0 | 0 | 0 | 0 | hold state | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 | | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | toggle state | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | | | | 0 |
| 1 | 0 | 1 | 0 | | | | 1 |
| 1 | 1 | 0 | 1 | | | | 0 |
| 1 | 1 | 1 | 0 | | | | 1 |

charac. eqn \rightarrow mark when $Q_{n+1} = 1$.

| \bar{Q}_n | $\bar{J}\bar{K}$ | $\bar{J}K$ | $J\bar{K}$ | $J\bar{J}$ | \Rightarrow | $J\bar{Q}_n + \bar{K}Q_n$ |
|-------------|------------------|------------|------------|------------|---------------|---------------------------|
| Q_n | 0 | 1 | 1 | 1 | | |

Q_{n+1} high at $\Rightarrow 2, 3, 4, 6$.

* Excitation table \rightarrow [based on charac. table] (multiple value) $= x$

| Q_n | Q_{n+1} | J | K | $(\cancel{00}, \cancel{01})$ |
|-------|-----------|---|----|------------------------------|
| 0 | 0 | 0 | x | $(00, 01)(10, 11)$ |
| 0 | 1 | 1 | x | $(10, 11)$ |
| 1 | 0 | x | 10 | $(01, 11)$ |
| 1 | 1 | x | 0 | $(00, 10)$ |

eqn for J

$$J \rightarrow 1, 2(x), 3(x)$$

$$\begin{array}{|c|c|c|c|} \hline Q_n & 0 & 1 \\ \hline 0 & 0 & 0 \\ \hline 1 & x_2 & x_3 \\ \hline \end{array} = \begin{array}{|c|c|c|c|} \hline Q_{n+1} & 0 & 1 \\ \hline 0 & 0 & 0 \\ \hline 1 & x_2 & x_3 \\ \hline \end{array} = J$$

$$(J = Q_{n+1})$$


eqn for K

$$K \rightarrow 0(x), 1(x), 2(1)$$

$$\begin{array}{|c|c|c|c|} \hline Q_n & 0 & 1 \\ \hline 0 & 0 & 0 \\ \hline 1 & 1 & 0 \\ \hline \end{array} = \begin{array}{|c|c|c|c|} \hline Q_{n+1} & 0 & 1 \\ \hline 0 & 0 & 0 \\ \hline 1 & 1 & 0 \\ \hline \end{array} = K = Q_{n+1}$$


Race around condition

- We need
- ① level triggered J.K. [edge-triggered]
 - ② $J=1$ & $K=1$ [toggle state i.e. \bar{Q}_n]
 - ③ Clock $T/2 >$ delay




Master Slave → To overcome race around condition

- ① use 2 J.K. F.F.
- ② now, slaves \bar{Q}_n & \bar{Q}_n goes to masters NAND Gate with 3 inputs.
- ③ and for clock of slaves J.K., put a NOT gate to the clock of masters J.K.



master slave JK



① Q_m & \bar{Q}_m of slave goes to master's Nand Gate with 3 inputs.


② clock for slave is applied an NOT gate,
so, at a time either of master or slave
is activated.

~~clk~~

Q_m

Q

1 flip flop \rightarrow made from J K



Truth table:

| CIN | T | Q_{n+1} |
|-----|---|--|
| 0 | x | hold state. (Q_n) |
| 1 | 0 | Q_n \leftarrow same as previous output |
| 1 | 1 | \bar{Q}_n \leftarrow complement of previous output |

* Characteristic table:

| Inputs | | Output | According to truth table |
|--------|---|-------------------|---|
| Q_n | T | Q_{n+1} | |
| 0 | 0 | 0 (Q_n) | (previous output) at values of <u>T</u> . |
| 0 | 1 | 1 (\bar{Q}_n) | |
| 1 | 0 | 1 (Q_n) | |
| 1 | 1 | 0 (\bar{Q}_n) | |

* Excitation table : based on characteristic table.

| Q_n | Q_{n+1} | T. |
|-------|-----------|-----|
| 0 | 0 | 0 } |
| 0 | 1 | 1 } |
| 1 | 0 | 1 } |
| 1 | 1 | 0 } |

based on values from
characteristic
table.

charact. input \rightarrow FF & Q_n. Out Q_{n+1}
excitation input \rightarrow Q_n Q_{n+1} Out FF.

| | |
|----------|-----|
| PAGE NO. | / / |
| DATE | / / |

\therefore Q_{n+1} is high at odd values.

i.e. XOR gate.

$\therefore \underline{Q_n \oplus T}$

$\boxed{\text{characteristic eqn} \rightarrow \underline{Q_n \oplus T}}$

Flip Flop Conversion

- ① Identify available & Required F.F.
- ② make characteristic table of required F.F.
- ③ make excitation table of available F.F.
(Now merge both tables)
- ④ boolean expression for available F.F.
- ⑤ Draw circuit

eg JK \rightarrow D.
available required.

\rightarrow D ff. characteristic table. \rightarrow Excitation Table of JK.

| Q _n | D | Q _{n+1} | Q _n | Q _{n+1} | J | K |
|----------------|---|------------------|----------------|------------------|---|---|
| 0 | 0 | 0 | 0 | 0 | 0 | X |
| 0 | 1 | 1 | 0 | 1 | 1 | X |
| 1 | 0 | 0 | 1 | 0 | X | 1 |
| 1 | 1 | 1 | 1 | 1 | X | 0 |

We know, $D, D = Q_{n+1}$

\therefore merge tables.

| | D | Q_{n+1} | J | K. |
|---|---|-----------|---|----|
| 0 | 0 | 0 | 0 | X |
| 0 | 1 | 1 | 1 | X |
| 1 | 0 | 0 | X | 1 |
| 1 | 1 | 1 | X | 0 |

plot J.K. according to excitation table
for values of Q_n & Q_{n+1}


* boolean expr. for available FF i.e. JK.

2 [2 variable K map] inputs (Q_n & D)

↓ one for J

one for K.

for J $\bar{D} \oplus D$



J is high at 1, 2(x), 3(x)

$$= \underline{\underline{J = D}}$$


for K $\bar{D} \oplus D$



K is high at 0(x), 2(x), 3(x).

$$\underline{\underline{K = \bar{D}}}$$

\therefore



* $T \ L F \cdot F \rightarrow D \ L F \cdot F$
 available required.

Characteristic table of required (D). $[Q_{n+1} = D]$

| Q_n | D | Q_{n+1} |
|-------|-----|-----------|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

Excitation table of available i.e. T .

| $Q_n \leftarrow$ | Q_{n+1} | T |
|------------------|-----------|-----|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

• for $Q_n = 0$,

basically \neg is xor

w.r.t to $Q_n Q_{n+1}$

merge tables.

| Q_n | D | Q_{n+1} | T |
|-------|-----|-----------|-----|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 |

* Get eqn. of available w.r.t \rightarrow inputs of
 Charact. tables

i.e. $Q_n \wedge D$.

$\therefore T$ is high at \rightarrow ~~when $Q_n \wedge D$ = 1 & 2.~~

$$\overline{D} \quad D.$$

| | | | |
|------------------|---|---|---|
| \overline{Q}_n | 0 | 1 | $T = (\overline{Q}_n D + Q_n \overline{D})$ |
| Q_n | 1 | 0 | $\overline{\qquad\qquad\qquad}$ |