Computer Architecture Project1 Report

Members amd Team Work

Link the sub-modules of the CPU

Design some basic modules

-- ▲ B03902007 鄭徳馨

Handle stall and flush

Report

— ▲ B03902065 陳奕先

Control the forwardings, including EX/MEM hazards and **forwarding to ID stage** Overall debugging and design the testbenches

— ▲ B03902015 簡瑋德

Implementation of the Pipelined CPU

- 1. According to the datapath, determine needed components and modules
- 2. Design hazard detection and solutions, including forwarding, stall and flush
 - o EX/MEM-Hazard: MUX6, MUX7 and FW
 - Forwarding to ID stage: MUX9, MUX10 and FW
 - o Stall: михв and нр
 - o Flush: но and the registers in IF/ID
- 3. Determine all the control signal
- 4. Finish and combine all the above components

Implementation of Each Module

- ALU: Compute the output according to operation specified by ALUCtrl.
- ALU_Control: Assign value to ALUCtrl according to ALUOp and funct.
 - o 000: add
 - o 001: sub
 - o 010: mul
 - o 011: add
 - o 100: or
- Adder: Add two input. Used to compute next PC address.
- CPU: Assign initial value to pipeline registers and connect ports of all modules. At each clock rising edge, update pipeline registers and do stall or flush if needed.

```
1
     if (flush == 2'b01) // flush
        ___μc <= 32'd0;
IF_ID_inst <= 22'
2
     begin
3
4
5
    else if (flush == 2'b10) // read new
6
7
        IF_ID_pc <= added_inst_addr;</pre>
8
         IF_ID_inst
                       <= inst;
10
     end
```

• Control: According to opcode, determine the instruction type. Then, set jump/branch signal if the instruction is j/beq. All other control signal are specified by the last 8 bits of the output.

```
    control_o[0]: RegWrite
    control_o[1]: MemToReg
    control_o[2]: MemWrite
    control_o[3]: MemRead
    control_o[4]: RegDst
    control_o[6:5]: ALUOp
    control_o[7]: ALUSrc
```

- Data_Memory: If MemWrite is set, write to the memory. If MemRead is set, assign the data at corresponding memory to the output wire, otherwise assign zero to the output wire.
- Equal: When the two input are equal to each other, set the output to one, otherwise zero. Used when the instruction is beq.
- Fw: Check whether there is EX hazard or MEM hazard and set forwarding control signal. Additionally, we implement mux9 and mux10 for forwarding to ID stage.

```
1
      if(M_WB_RegWrite_i && M_WB_rd_i != 5'd0 && M_WB_rd_i == IF_ID_rs_i)
 2
          mux9select_o <= 1'b1; // Forwarding to ID</pre>
 3
 4
          mux9select_o <= 1'b0;</pre>
 5
      if(M_WB_RegWrite_i && M_WB_rd_i != 5'd0 && M_WB_rd_i == IF_ID_rt_i)
          mux10select_o <= 1'b1; // Forwarding to ID</pre>
 6
 7
     else
          mux10select_o <= 1'b0;</pre>
 8
 9
     if(EX_M_RegWrite_i && EX_M_rd_i != 5'd0 && EX_M_rd_i == ID_EX_rs_i)
10
          mux6select_o <= 2'b10; // EX-Hazard</pre>
11
     else if(M_WB_RegWrite_i && M_WB_rd_i != 5'd0 && M_WB_rd_i == ID_EX_rs_i)
12
          mux6select_o <= 2'b01; // MEM-Hazard</pre>
13
     else
          mux6select_o <= 2'b00;</pre>
14
15
     if(EX_M_RegWrite_i && EX_M_rd_i != 5'd0 && EX_M_rd_i == ID_EX_rt_i)
          mux7select_o <= 2'b10; // EX-Hazard</pre>
16
      else if(M_WB_RegWrite_i && M_WB_rd_i != 5'd0 && M_WB_rd_i == ID_EX_rt_i)
17
18
          mux7select_o <= 2'b01; // MEM-Hazard</pre>
19
     else
20
          mux7select_o <= 2'b00;</pre>
```

• HD: Detect if there is hazard, then set stall and flush control signal.

```
if(
 1
 2
          (MemRead_i == 1'b1 \mid | (c_branch_i == 1'b1 \&\& RegWrite_i == 1'b1))
 3
          && ( (ID_EX_rt_i == IF_ID_rs_i) || (ID_EX_rt_i == IF_ID_rt_i) )
 4
 5
      begin
          stall_o <= 1'b1; // stall
 6
 7
          flush_o <= 2'b00; // keep IF/ID
 8
          pc_hazard_o <= 1'b1; // PC do not change</pre>
 9
      end
10
      else if (jump_i || branch_i)
11
12
          stall_o <= 1'b1; // stall
          flush_o <= 2'b01; // flush IF/ID</pre>
13
          pc_hazard_o <= 1'b0; // change PC</pre>
14
15
      end
16
      else
17
      begin
          stall_o <= 1'b0; // do not stall</pre>
18
19
          flush_o <= 2'b10; // do not flush
20
          pc_hazard_o <= 1'b0; // change PC</pre>
21
      end
```

- Instruction_Memory: Assign instruction stored at the current PC address to the output.
- MUX32: If the select bit is 1/0, assign input data1/data2 to the output.
- MUX32_3: If the select bits are 00/01/others, assign input data1/data2/data3 to the output.
- MUX5: If the select bit is 1/0, assign input data1/data2 to the output. Different from MUX32, all data here are five bits.
- PC: If no hazard occurs, update PC address at each clock rising edge, otherwise keep current PC address and stall.
- Registers: Assign values stored at the certain registers to outputs. At each clock rising edge, write to corresponding register if RegWrite is set.
- Shift_Left28: Shift the input 2 bits to left. Used to compute the target address after jump instruction.
- Shift_Left32: Shift the input 2 bits to left. Used to compute the target address after beq instruction.
- Sign_Extend: Extend the input to 32 bits by appending the sign bit of input to its most significant side

Problems and Solutions

- Problem: Hard to Debug, since there're so many ports and modules
- Solution: Besides unit-tests, we print the values of the ports and pipeline registers by modifying the testbench

Testbench Details

- Line 46: CPU.Data_Memory.memory[0] = 8'h5; // n = 5 for example
- Line 60: if(counter == 70) // stop after 70 cycles
- Line 63 and 64: