Computer Architecture Project2 Report

Members amd Team Work

Link the sub-modules of the CPU Handle the stall signal from cache

-- ▲ B03902007 鄭徳馨

Setup the read/write data of the cache controller

Report


— ▲ B03902065 陳奕先

Implement the state transition of the cache controller

Overall debug

— ▲ B03902015 簡瑋德

Project Implementation



Cache Controller Implementation


• We should compare the tags to check whether there's a read miss or not

```
1  assign {hit, r_hit_data} =
2     (p1_req && sram_valid && p1_tag == sram_cache_tag[21:0]) ?
3     {1'b1, sram_cache_data} : {1'b0, 256'b0};
```

Setup the 32-bit output data, given the 256-bit cache data and the offset

```
1
      always@(p1_offset or r_hit_data) begin
 2
               case(p1_offset)
 3
                        5'h00:
                                 p1_data <= r_hit_data[31:0];</pre>
 4
 5
                        5'h04:
                                p1_data <= r_hit_data[63:32];</pre>
 6
 7
                        5'h08:
                                p1_data <= r_hit_data[95:64];</pre>
 8
                        5'h0c:
 9
10
                                p1_data <= r_hit_data[127:96];</pre>
                        5'h10:
11
                                 p1_data <= r_hit_data[159:128];</pre>
12
                        5'h14:
13
                                p1_data <= r_hit_data[191:160];</pre>
14
15
                        5'h18:
                                p1_data <= r_hit_data[223:192];</pre>
16
                        5'h1c:
17
                                p1_data <= r_hit_data[255:224];</pre>
18
19
                        default
20
                                p1_data <= 32'd0;
21
               endcase
22
      end
```

- Setup the 256-bit data for sram in the same way, given the original data and the 32-bit modified part
- Modify the signals of the cache and define the reactions of the state transitions



From	То	Actions
STATE_IDLE	STATE_IDLE	None
STATE_IDLE	STATE_MISS	None
STATE_MISS	STATE_WRITREBACK	mem_enable=1 mem_wirte=1 write_back=1
STATE_MISS	STATE_READMISS	mem_enable=1 mem_wirte=0
STATE_READMISS	STATE_READMISSOK	mem_enable=0 cache_we=1
STATE_READMISS	STATE_READMISS	None
STATE_READMISSOK	STATE_IDLE	cache_we=0
STATE_WRITREBACK	STATE_READMISS	mem_write=0 wirte_back=0
STATE_WRITREBACK	STATE_WRITREBACK	None

Problems and Solutions

- Problem: Hard to Debug, since there're so many ports and modules
- Solution: Besides unit-tests, we print the values of the ports and pipeline registers by modifying the testbench

Testbench Details

- Line 81: Data_Memory.memory[0] = 256'h5 // n = 5 for example;
- Line 95 to 106:

```
95
      if(counter == 150) begin  // store cache to memory
96
          $fdisplay(outfile, "Flush Cache! \n");
          for(i=0; i<32; i=i+1) begin</pre>
97
              tag = CPU.dcache.dcache_tag_sram.memory[i];
98
99
              index = i;
              address = {tag[21:0], index};
100
101
              Data_Memory.memory[address] = CPU.dcache.dcache_data_sram.memory[i];
102
          end
103
      end
104
      if(counter > 150) begin
                                    // stop
          $stop;
105
106
      end
```