

Modules:

- Move
 - In this module we implement the move command. The module takes R2 as an input, and uses the assign command to set the output (R1) to the input.
- Not
 - We implemented the not command by parameterizing the basic logic not gate included in vivado. We used a generate statement, assigning each bit of input and each bit of output into a single not gate.
- Add
 - We implemented a parameterized full adder, using a parameter and a generate loop. We hardwired c_in to 0, since the diagram in the lab doesn't include c_in as an input.
- Sub
 - We implemented the subtractor using a parameterized full adder, a parameterized not gate, and a hard-wired c_in of 1. Since subtracting is adding the 2's complement of the second operand, we not the b of the full adder, and include the c_in of 1 to the 1st full adder to finish the 2's complement
- Or
 - We implemented the Or function by parameterizing and generating N of the basic logic or gates included in vivado.
- And
 - We implemented the And function by parameterizing and generating N of the basic logic and gates included in vivado.
- Multiplexer
 - Our multiplexer takes as input the output of each of the command modules, as well as the ALU opcode as a select. It maps the command outputs to R1 depending on the opcode.
- ALU
 - Our ALU module combines and instantiates each command module, as well as the Mux module.
- Register
 - Our register is a parametrized D flip-flop, set to N bits.
- Top Module
 - The top module in our design puts together the ALU and the Register, taking R2, R3, and the opcode as input to the ALU, and wire R1, clk as input (D) to the


Register. It sets wire R1 as the output of the ALU, and R0 as the output (Q) of the Register.

Hierarchy


- Top Module (combine ALU and Register)
 - Register
 - Alu
 - Multiplexer
 - Move module
 - Not module
 - Add module
 - Sub module
 - Or module
 - And module

Timing Diagrams

- Move




- Not




- Add


- Add large w/ overflow




- Add large w/no overflow



- Add small




- Add a negative




- Subtract


- Subtract same number



- Subtract large w/negative result



- Subtract large w/positive result



- Subtract zero

> r2[31:0]	000af6af	000af6af
> r3[31:0]	00000000	00000000
> operation[2:0]	011	011
clk	0	
> r0[31:0]	000af6af	000af6af
> mov_v[31:0]	000af6af	000af6af
> not_v[31:0]	fff50950	fff50950
> add_v[31:0]	000af6af	000af6af
> sub_v[31:0]	000af6af	000af6af
> and_v[31:0]	00000000	00000000
> or_v[31:0]	000af6af	000af6af
c_outa	0	
c_outs	1	

• Or

> r2[31:0]	520f96a5	50af869c	520f96a5
> r3[31:0]	50af869c	21f805b9	50af869c
> operation[2:0]	101	100	101
clk	1		
> r0[31:0]	71ff87fd	d0a10aea	71ff87fd
> mov_v[31:0]	520f96a5	50af869c	520f96a5
> not_v[31:0]	adf0695a	af507963	adf0695a
> add_v[31:0]	a2bf1d41	72a78c05	a2bf1d41
> sub_v[31:0]	01601009	2eb78133	01601009
> and_v[31:0]	500f8684	00a80408	500f8684
> or_v[31:0]	52af96bd	71ff87fd	52af96bd

• And

> r2[31:0]	ffffff	520f96a5	ffffff
> r3[31:0]	50af869c	50af869c	
> operation[2:0]	001	101	001
clk	1		
> r0[31:0]	500f8684	71ff87fd	500f8684
> mov_v[31:0]	ffffff	520f96a5	ffffff
> not_v[31:0]	00000000	adf0695a	00000000
> add_v[31:0]	50af869b	a2bf1d41	50af869b
> sub_v[31:0]	af507963	01601009	af507963
> and_v[31:0]	50af869c	500f8684	50af869c