Register Name		Туре	Width		Bus		MB		AR	AS	SR		SS	ST	
counter_reg	 I	Flip-flop	 5	1		1	N	1	Υ	N	N	ı	N	N	
shift_reg		Flip-flop	64				N			N	N		N	N	
state_reg		Flip-flop	2				N			N	N		N	N	
operand_a_reg		Flip-flop	32				N			N	N		N	N	
operand_b_reg		Flip-flop	32				N			N	N		N	N	
inst_reg		Flip-flop					N			N	N		N	N	
output_done_reg		Flip-flop			N		N			N	N		N	N	

Register Name				SS   ST
counter_nxt_reg				