

```
File Scructure
team01_lab3
  Report.pdf
∟src
    I2C.sv
    Player.sv
    Recorder.sv
    Top.sv
    -Altpll_qsys
       Altpll.bsf
       Altpll.cmp
       Altpll.html
       Altpll.xml
       Altpll_bb.v
       Altpll_generation.rpt
       Altpll_inst.v
       Altpll_inst.vhd
     ∟synthesis
         Altpll.debuginfo
         Altpll.qip
         Altpll.v
       ∟submodules
            altera_reset_controller.sdc
            altera_reset_controller.v
            altera_reset_synchronizer.v
            Altpll_altpll_0.v
    -DE2_115
       DE2_115.qsf
       DE2_115.sdc
       DE2_115.sv
       DE2_115.sv.bak
       Debounce.sv
       FiveDecoder.sv
       SevenHexDecoder.sv
```

Hardware Scheduling


Top FSM:




I2C FSM:




Recorder FSM:




Player FSM:




System Architecture





Fitter Summary





Timing Analyzer











able of Contents 🕹 🕹	Slow	1200mV	OC Model Setup: 'AUD_BCLK'		
Setup Summary		Slack	From Node	To Node	
Hold Summary	1	-41.301	Top:top0 state_r.S_PLAY	Top:top0 AudPlayer:player0 diff_r[14]	pll0
Recovery Summary	2	-41.044	Top:top0 state_r.S_PLAY	Top:top0 AudPlayer:player0 diff_r[5]	pll0
	3	-40.999	Top:top0 state_r.S_PLAY	Top:top0 AudPlayer:player0 diff_r[15]	pll0
	4	-40.980	Top:top0 state_r.S_PLAY	Top:top0 AudPlayer:player0 diff_r[16]	pll0
Minimum Pulse Width Summary	5	-40.895	Top:top0 state_r.S_PLAY	Top:top0 AudPlayer:player0 diff_r[13]	pll0
✓ ✓ Worst-Case Timing Paths	6	-40.783	Top:top0 state_r.S_PLAY	Top:top0 AudPlayer:player0 diff_r[7]	pll0
Setup: 'AUD_BCLK'	7	-40.770	Top:top0 state_r.S_PLAY	Top:top0 AudPlayer:player0 diff_r[11]	pll0
=== Setup: 'pll0 altpll_0 sd1 pll7 dk[0]'	8	-40.712	Top:top0 state_r.S_PLAY	Top:top0 AudPlayer:player0 diff_r[9]	pll0
=== Setup: 'pll0 altpll_0 sd1 pll7 clk[1]'	9	-40.706	Top:top0 state_r.S_PLAY	Top:top0 AudPlayer:player0 diff_r[12]	pll0
Hold: 'pll0 altpll 0 sd1 pll7 clk[0]'	10	-40.705	Top:top0 state_r.S_PLAY	Top:top0 AudPlayer:player0 diff_r[8]	pll0
Hold: 'pll0 altpll 0 sd1 pll7 clk[1]'	11	-40.666	Top:top0 state_r.S_PLAY	Top:top0 AudPlayer:player0 diff_r[4]	pll0
	12	-40.606	Top:top0 state_r.S_PLAY	Top:top0 AudPlayer:player0 diff_r[10]	pli0
Hold: 'AUD_BCLK'	13	-40.561	Top:top0 state_r.S_PLAY	Top:top0 AudPlayer:player0 diff_r[6]	pli0
Minimum Pulse Width: 'CLOCK_50'	. 15	-40.548 -40.537	Top:top0 state_r.S_PLAY	Top:top0 AudPlayer:player0 diff_r[3] Top:top0 AudPlayer:player0 diff_r[1]	pli0
Minimum Pulse Width: 'CLOCK2_50'	16	-40.320	Top:top0 state_r.S_PLAY Top:top0 state_r.S_PLAY	Top:top0 AudPlayer:player0 diff_r[1] Top:top0 AudPlayer:player0 diff_r[2]	pliq pliq
minimum Pulse Width: 'CLOCK3_50'	17	-39.880	Top:top0 state_r.S_PLAY	Top:top0[AudPlayer:player0[diff r[0]	pli(
III Minimum Pulse Width: 'AUD_BCLK'	18	-3.614	Top:top0 state_1.5_FEAT Top:top0 five_dec_r[1]	FiveDecoder:dec1 seven_2nd_r[6]	pli(
Minimum Pulse Width: 'pll0 altpll_0 sd	19	-3.613	Top:top0 five_dec_[1]	FiveDecoder:dec1 seven_2nd_r[5]	plic
Minimum Pulse Width: 'pll0 altpll_0 sd	20	-3.612	Top:top0 five_dec_r[1]	FiveDecoder:dec1 seven_5th_r[1]	plic
> Datasheet Report	21	-3.576	Top:top0 five dec r[0]	FiveDecoder:dec1 seven 1st r[3]	pllq
	22	-3.575	Top:top0 five dec r[0]	FiveDecoder:dec1 seven 1st r[4]	pllo
	23	-3.574	Top:top0 five_dec_r[0]	FiveDecoder:dec1 seven_1st_r[0]	pllo
➤ Slow 1200mV 0C Model	24	-3.574	Top:top0 five_dec_r[0]	FiveDecoder:dec1 seven_1st_r[5]	plle
₹ Fmax Summary	25	-3.574	Top:top0 five_dec_r[0]	FiveDecoder:dec1 seven_1st_r[6]	pll(
setup Summary	26	-3.572	Top:top0 five_dec_r[0]	FiveDecoder:dec1 seven_3rd_r[0]	pllq
Hold Summary	27	-3.551	Top:top0 five_dec_r[0]	FiveDecoder:dec1 seven_4th_r[3]	pll0
Recovery Summary	28	-3.538	Top:top0 five_dec_r[0]	FiveDecoder:dec1 seven_4th_r[6]	pllo
Removal Summary	29	-3.532	Top:top0 five_dec_r[1]	FiveDecoder:dec1 seven_5th_r[2]	pll0
Minimum Pulse Width Summary	30	-3.528	Top:top0 five_dec_r[1]	FiveDecoder:dec1 seven_2nd_r[4]	pll
· ·	31	-3.525	Top:top0 five_dec_r[0]	FiveDecoder:dec1 seven_3rd_r[6]	pli
Troibe case raining radio	32	-3.523	Top:top0 five_dec_r[0]	FiveDecoder:dec1 seven_2nd_r[1]	pll
setup: 'AUD_BCLK'	33	-3.522	Top:top0 five_dec_r[1]	FiveDecoder:dec1 seven_3rd_r[0]	pll(
Setup: 'pll0 altpll_0 sd1 pll7 dk[0]'	34	-3.520	Top:top0 five_dec_r[1]	FiveDecoder:dec1 seven_4th_r[5]	pll(
=== Setup: 'pll0 altpll_0 sd1 pll7 dk[1]'	35	-3.519	Top:top0 five_dec_r[1]	FiveDecoder:dec1 seven_5th_r[0]	pll(
Hold: 'pll0 altpll_0 sd1 pll7 clk[0]'	36 37	-3.518 -3.518	Top:top0 five_dec_r[1]	FiveDecoder:dec1 seven_5th_r[4] FiveDecoder:dec1 seven_5th_r[5]	pli(
Hold: 'pll0 altpll 0 sd1 pll7 dk[1]'	38	-3.518	Top:top0 five_dec_r[1]	FiveDecoder:dec1 seven_5th_r[5] FiveDecoder:dec1 seven_5th_r[2]	plic
= 11-14. ALID DOUG	36	-3.518	Top:top0 five_dec_r[0]	HiveDecoder:dec1jseven_5tn_r[2]	pll0



