CSL Example Unit

### **CHAPTER 1 CSL Example**

All rights reserved Copyright ©2006 Fastpath Logic, Inc. Copying in any form without the expressed written permission of Fastpath Logic, Inc is prohibited


#### **TABLE 1.1** Chapter Overview

1.1 CSL Example					
1.2 CSL Example Unit Concepts					
1.3 CSL Example Unit Commands summary					
1.4 CSL Example Unit Commands					
1.5 CSL Example Unit Examples					
1.6 CSL Example Unit Checker					

### 1.1 CSL Example

We show how to use the chip specfication language (CSL) to design an example chip. By reading this example we believe you will come to the conclusion that by using CSL to design this sample design we have saved 95% of the time that we would have spent using pure Verilog and C++ with no automation.

The first step when designing a chip is to draw the block diagram for the chip. Blocks are referred to as units in the CSL lanaguage. We will design a simple chip chip. The name of the top level is *chip*. The name of the units inside are *pc*, *im*, *rf*, and *alu*.



#### FIGURE 1.1




FIGURE 1.2 hierarchy of units




Table 1.2 shows the unit name and unit abreviation. The next step is to define the memory map for

**TABLE 1.2** Risc units

Unit name	abreviation
program counter	pc
instruction memory	im

2 8/23/07

3

**TABLE 1.2** Risc units

Unit name	abreviation
instruction decoder	id
register file	rf
arithmetic logic unit	alu

the chip (csl\_memory\_map).

We will create a memory map with the name m\_map with an address range from 0 to 47. The width of the memory words is 32 bits. The memory words are word aligned so we set the address increment to 1.

FIGURE 1.3 A memory map with 0-47 address space


```
address m_map
0 ....
47
```

#### **CSL** CODE

The next step when designing a chip is to define the hierarchy for the chip and the interface for each unit using the csl\_interconnect specification.

Create the CSL units and add the units to the chip using the CSL add\_instance method.. Create the top level unit and the child unit.

#### FIGURE 1.4 Top level unit




#### CSL CODE

```
csl_unit chip;
csl_unit pc; // program counters
csl_unit im; // instruction memory
csl_unit id; // instruction decoder
csl_unit rf; // register files
csl_unit alu; // ALU
//instantiate the childdren in top
scope chip {
// the following lines of code add instances to the chip
   pc pc0;
   im im0;
   id id0;
   rf rf0;
   alu alu0;
}
```

4 8/23/07

The next step when designing a chip is to connect the clock and reset signals to each unit (csl\_interconnect).

#### FIGURE 1.5 Clock and reset connections



csl unit chip {

#### CSL CODE

```
csl port clk(input);
csl signal clk;
                      // create a new signal clk in the scope chip
chip() {
   clk.set type(clock); // set the type of the signal clk to clock
                       // add the port clk to the chip interface
clk.connect(chip.**); // use the wildcard operator "**" to refer to
            // all modules under chip connect clock to all
                      // modules
csl signal reset ;
                         // create a new signal reset in the scope
                         //chip
reset .set type(reset); // set the type of the signal reset to
                         //clock
                         // add the port reset_ to the chip
add.input(reset );
                         //interface
reset .connect(chip.**); // use the wildcard operator "**" to refer
                          //to
                     // all modules under chip connect clock to all
                       // modules
```

8/23/07 5


The next step when designing a chip is to add interfaces to each unit and connect the interfaces between the units (csl\_interconnect). Each unit's interface is connected to the next unit's interface (Figure 1.6 interface connections). An interface is an object which holds ports and other interfaces.

Connectivity objects (e.g. signal, port, interface, ...) are connected to interfaces.

The unit interface creation is deferred. In the following pages the ports are added to the unit interfaces.

Note: 1.6 interface connections shows the five units in the chip. Each unit in the chip contains one or more pipestages which comprise the processor pipeline.

#### FIGURE 1.6 interface connections



#### CSL CODE

// Connect each unit's interface to the next unit's interface

The next step is to define the instruction set architecture (ISA) for the unit (csl\_isa).

Create instuction formats.

#### FIGURE 1.7 RISC 16 ISA

	3 bits	3 bits	3 bits	4 bits	3 bits
shift: SSL (shift left logical)	op= 011	regA	regB	0	regC
branch: BNE (branch not equal)	op= 110	regA	regB	signed immediate (-6463)	
mem: SW (store word)	op= 100	regA	regB	signed immediate (-6463)	
alu: ADD					
(addition)	op= 000	regA	regB	0	regC
nop: NOP	it is repla	aced by instru	ction add 0, 0	), 0 (which clearly	does nothing)

#### **CSL** CODE

```
csl unit decoder unit; //define the unit to be used by the decoder
//define the opcodes enum (to be used by op field)
csl enum opcodes {
 ADD = 0.
 SLL = 3,
 SW = 4,
 BNE = 6
};
//define instruction format 1 (to be used by branch and mem commands)
csl isa instruction format format1 {
 csl field op(13,15); //define format1 fields
 csl field regb(7,9);
                          //define format1 fields
 csl field imm(0,6);
                        //define format1 fields
                         //the default constructor
 format1() {
   set width(16);
                          //set the width of the field
   set field position(imm,0); //set the position of the first(LSB)
field
```

```
set next field(imm, regb); //set the next field
   set next field(regb, rega); //set the next field
   set next field(rega, op); //set the next field
   }
};
//define instruction format 2 (to be used by shift and alu commands)
csl isa instruction format format2 {
csl field unused (3,6); // define format 2 fields that will replace
                        // imm field
                        // define format 2 fields that will replace
 csl field regc(0,2);
                        // imm field
  format2() {
                        //the default constructor
   set width(16);
                       //set the width of the field
   extend format(format1); //extend(copy all fields) from format1
   replace field(imm,csl list(unused,regc)); //replace the imm field
width unused and regc ones
    set field position(regc,0); //set the position of the first(LSB)
field
   set next field(regc, unused);
                                           //set next field
   set next field(unused, regb);
                                           //set next field
                                           //set next field
   set next field(regb, rega);
                                           //set next field
   set next field(rega, op);
  }
};
//define alu instruction
csl isa instruction alu {
 add() {
                                   //default constructor
   set instruction format(format2); //set the instruction format to
                                   //use(format2)
  }
};
//define the shift instruction
csl isa instruction shift {
                                   //default constructor
  sll() {
   set instruction format(format2); //set the instruction format to
```

```
//use(format2)
 }
};
//define mem instruction
csl isa instruction mem {
                                    //default constructor
 sw() {
   set instruction format(format1); //set the instruction format to
                                    //use(format1)
 }
};
//define the branch instruction
csl isa instruction branch { //default constructor
 bne() {
   set instruction format(formatl); //set the instruction format to
                                    //use(format1)
 }
};
//define risc 16 isa
csl isa risc16 isa {
                                   //instantiate alu instruction
 alu
        add;
                                   //instantiate shift instruction
 shift sll;
                                   //instantiate mem instruction
        bne;
                                    //instantiate branch instruction
 branch bne;
 risc16 isa() {
                                   //default constructor
   add.set mnemonic("add");
                              //set mnemonics for each instruction
   sll.set mnemonic("sll");
                              //set mnemonics for each instruction
   mem.set mnemonic("mem");
                              //set mnemonics for each instruction
   bne.set mnemonic("bne");
                              //set mnemonics for each instruction
  generate decoder (decoder unit); //set where to generate the decoder
                                   //logic
                               //prints in a file the ISA description
   print();
                              //(instructions and their formats)
 }
};
```

The risc chip pipeline is a set of connected pipestages in each of the units in the example design. The next step, which is optional, is to declare a pipeline using the csl\_pipeline command, and to declare the pipestages using the csl\_pipestage command. The pipestages are then added to the pipeline. The csl\_pipeline command creates a new pipeline object.

State elements in each unit are assigned to a pipestage object which are part of the processor pipeline.

Each subsequent pipestage is connected to the previous pipestage using the set\_previous\_pipestage method. Previous pipestages can be connected to subsequent pipestages using the set\_next\_pipestage method. Pipestages are either automtaically assigned a pipestage number based on the previous pipestage number incremented by one or are explicitly assigned a new pipestage number. The first pipestage's number is initialized with 0.

Pipestages can be named. The pipestage number and/or the pipestage name may be used in the generated Verilog variable names. The use of the pipestage name and number is controlled by the use pipestage name and use pipe stage number methods.


CSL CODE

csl\_pipeline chip\_pipeline(5);


The next step is to declare any components which are automatically generated

First add the **pc**-program counter register and surrounding logic using a csl\_register command (Figure 1.8 automatically generated components). Declare a program counter register with the name pcr (Figure 1.9 program counter register and surrounding logic (SHRINK FIGURE)).

#### FIGURE 1.8 automatically generated components



#### FIGURE 1.9 program counter register and surrounding logic (SHRINK FIGURE)




In this example we create an instance of a program counter register called *pcr* CSL CODE

```
csl_register pcr;
pcr.set_width(instruction_width);
pcr.set_type(pc); // set register type to program counter
pcr.connect_clock( clk );
csl_pipestage pcr_pipe;
pcr_pipe.set_pipestage_number(0); // initialize the pipeline number
//pcr_pipe.set_next_pipestage(im);
pcr_pipe.set_pipestage_name("pc"); // set the pipestage name
chip_pipeline.add_pipestage(pc);
```

Add the im-instruction memory (csl\_sram).


#### FIGURE 1.10 automatically generated components



```
// generate an instruction memory unit
csl int instr mem num wds(1 < 10); // 1K memory words
csl sram instr mem(instr mem num wds, instruction width);
// connect the read and write ports of the instruction memory to the im
interface
instr mem.connect wr data(im wr data);
instr mem.connect wr addr(im wr addr);
instr mem.connect wr en (im wr en);
instr mem.connect rd addr(pc addr);
instr mem.connect rd en(pc v);
instr mem.connect rd addr(pc addr);
// This is done automatically by the cslc pipeline engine
// when a pipeline attribute is added to a state element
// instr mem.set pipestage valid input(pc v);
// instr mem.set pipestage valid output(im v);
csl pipestage im;
// The pipestage number is automatically set by cslc
// the pipeline engine
im.set pipestage name ("im"); // set the pipestage name
im.set previous pipestage(pc);
im.set next pipestage(id);
chip pipeline.add pipestage(im);
```

**Add the id**-instruction decoder (csl\_isa) method. Create the instruction set. Then create the instruction decoder in a separate unit and the pass through logic that extracts each of the fields for each format. Create an instruction format type field. Include the unit in the id unit.


FIGURE 1.11 automatically generated components



```
// generate an instruction decoder module named "inst dec" for the
chip isa ISA
chip isa.gen decoder unit(inst dec);
// add output pipestage delay of 1
inst dec.set output delay(1);
// create a signal group using the inputs of the inst dec
csl signal group inst dec in(inst dec.get inputs());
// create a signal group using the outputs of the inst dec
csl signal group inst dec out(inst dec.get outputs());
// connect the signal groups to the id unit interface
id.add interface(inst dec in);
id.add interface(inst dec out);
csl pipestage id;
// The pipestage number is automatically set by cslc
// the pipeline engine
id.set pipestage name ("id"); // set the pipestage name
id.set previous pipestage(im);
id.set next pipestage(rf);
chip pipeline.add pipestage(id);
```


Add the **rf**-register file (csl\_register\_file).

FIGURE 1.12 automatically generated components



Declare a new register file with the name register\_file\_name.

FIGURE 1.13 Register file with no special options



In this example we simply create an instance of a register file called *reg\_file* CSL CODE

14 8/23/07

**Confidential** Copyright © 2006 Fastpath Logic, Inc. Copying in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited


```
regfile.add_interface(rf_in);
regfile.add_interface(rf_d0.get_output());

rf.set_address(31,0); // add the register file to the chip's address space

csl_pipestage rf;
// The pipestage number is automatically set by cslc
// the pipeline engine
rf.set_pipestage_name("rf"); // set the pipestage name
rf.set_previous_pipestage(id);
rf.set_next_pipestage(alu);
chip pipeline.add pipestage(rf);
```

Add the pipestage to the ALU using the csl\_pipestage specfication.

#### FIGURE 1.14 add pipestage




#### CSL CODE

```
csl_pipestage alu_pipe;
//The pipestage number is automatically set by the cslc pipeline engine
alu_pipe.set_pipestage_name("alu"); // set the pipestage name
alu_pipe.set_previous_pipestage(rf);
chip_pipeline.add_pipestage(alu_pipe);
csl_register reg(alu.get_width());
reg.add_to_pipestage(alu);
```


Add the alu-shift register (csl\_register).

#### FIGURE 1.15 Automatically generated components




Create a shift register that has serial input and parallel output.

#### FIGURE 1.16 shift register



#### FIGURE 1.17 Arithmetical unit




In this example we simply create an instance of a shift register called shr and enable all shift operations.

#### CSL CODE

```
csl_register shr;
shr.set_width(32);
shr.connect_clock( clk );
shr.set_type(sft); //register type is shifter
shr.set_clock(clk);
shr.set_output(sr_out, 1);
shr.set_shift_type(shl, 0); //shift logical left and assign opcode
shr.set_shift_type(shr, auto); //shift logical right, auto increment
opcode
shr.set_shift_type(sar, auto); //shift arithmetic left
shr.set_shift_type(sal, auto); //shift arithmetic right
shr.set_shift_type(ral, auto); // rotate arithmetic left
shr.set_shift_type(rar, auto); // rotate arithmetic right
```

The next step is to connect the inverse of the stall signal to the pipeline (csl\_interconnect and csl\_pipeline).


#### FIGURE 1.18 add leaf level logic



Add CSL example

The next step is to write the logic for the unit and include it in a leaf level unit that was generated from the csl\_interconnect specification.

FIGURE 1.19 add leaf level logic



Add CSL example

The next step is to add the pc and next pc logic to the pipeline.


FIGURE 1.20 pc and nextpc pipelines

рс0	pc1	pc2	рс3	рс3
<u></u>				
npc0	npc1	npc2	npc3	npc3

Add CSL example

The next step is to add the valid logic to the pipeline.

#### FIGURE 1.21 valid pipeline



#### **EXAMPLE:**

#### CSL CODE:

```
// Add a valid bit to the pipeline
risc_pipline.add_valid(input_valid_bit);
//valid needs to be qualified with stall
```

# Fastpath Logic Inc.

The next step is to write the csl\_testbench and csl\_verification\_component specifications which will be used to verify the chip

We will now define the testbench clock that drives the DUT, the ALU in this case.


#### CSL CODE

```
csl_testbench tb;
//add an instence of the ALU to the testbench
tb.add_dut_instance(ALU, DUT);
//create a clock generator and clock signal
csl_clock clk_gen;
clk_gen.set_timebase(ms);
clk_gen.set_period(10);
clk_gen.add_clk_out(clk);
tb.add_signal(clk);
//add the clock signal to the testbench
tb.add_clock(clk);
```

NOTE: fix using signal generator!

We will now define the testbench event that triggers the expect vector and DUT output comparison

#### FIGURE 1.22 ALU testing using vectors



#### CSL CODE


```
csl_event comp_en(alu.alu_v);
csl_vector alu_exp_vec;
alu_exp_vec.add_event(comp_en);
```

We will now define the testbench stimulus and expect vectors for the tested ALU unit (csl\_verfication\_components).

```
csl_vector alu_stim_vec, alu_exp_vec;
alu_stim_vec.set_stimulus_filename("alu_stim.vec");
alu_exp_vec.set_expected_filename("alu_exp.vec");
tb.add_vector_instance(alu_stim_vec);
tb.add_vector_instance(alu_exp_vec);
```

We will now define the testbench architectural state for the register file unit testing. The architectural state of the RF will be compared with the expected architectural state read from memory.

FIGURE 1.23 Register file architectural state testbench



#### **CSL** CODE

```
csl_testbench tb;
//add an instence of the RegisterFile to the testbench
tb.add_dut_instance(RF, DUT);
//create the architectural state
csl_arch_state rf_exp_as;
rf_exp_as.set_expected_filename("rf_exp.as");
//set the maximum number of arch states
as_a.set_max_num_states(50);
tb.add_arch_state_instance(rf_exp_as, rf_exp_as0);
```

The next step is to write the C++ simulator code that models the design under test. Use the memory map constants to map the addresses in the C++ simulator to the same addresses in the RTL DUT.

C++ CODE

//C++ code goes here

# Fastpath Logic Inc.

The next step is to integrate the C++ vector and architectural state readers and writers into the C++ simulator.


C++ CODE

//C++ code goes here

#### MOVE THE FOLLOWING TO THE APPROPRIATE DOCS

Engine data frame input






PSCQN \_\_\_\_

transaction bus

#### **FIGURE 1.25**



arithmetic operation result

Instruction set

PSQN counts the number of DF's and the instruction type frequency

**TABLE 1.3** 

operation	
rd	read data out of register file procedures are valid?
wr	write instruction to P.M. or data to register file
+	addition
-	substraction
ent	number of packets in frame one valid transaction per frame

The counters can be read or cleared

P.M. = Program Memory

# **CHAPTER 1 CSL Microengine**

All rights reserved Copyright ©2006 Fastpath Logic, Inc. Copying in any form without the expressed written permission of Fastpath Logic, Inc is prohibited

#### TABLE 1-1CHAPTER OUTLINE.


1.2 Definition
1.3 CSL Microengine Overview
1.4 CSL Concepts
1.5 CSL Microengine Command Summary
1.6 CSL Microengine Commands

### 1.2 Definition

## 1.3 CSL Microengine Overview

## 1.4 CSL Concepts

#### **FIGURE 1.26**



Verilog Code:

```
//THIS CODE WAS GENERATED USING THE FASTPATHLOGIC CSL COMPILER
/THIS CODE WAS GENERATED USING THE FASTPATHLOGIC CSL COMPILER
//COPYRIGHT (c) 2005, 2006 FastpathLogic Inc
module mengine(clock,
        reset,
        ir,
        rf ctrl,
        ctrl);
input [0:0] clock;
input [0:0] reset ;{//THIS CODE WAS GENERATED USING THE FASTPATHLOGIC CSL COM-
PILER
           /THIS CODE WAS GENERATED USING THE FASTPATHLOGIC CSL COMPILER
           //COPYRIGHT (c) 2005, 2006 FastpathLogic Inc
           module mengine(clock,
                   reset_,
                   ir,
                   rf ctrl,
                   ctrl):
           input [0:0] clock;
           input [0:0] reset;
           input [31:0] ir;
           output [25:0] rf ctrl;
           output [5:0] ctrl;
           mmux mmux();
           mpc mpc();
           mrom mrom();
           mir mir();
           mdecode mdecode();//COPYRIGHT (c) 2005, 2006 FastpathLogic Inc
           module mengine(clock,
                   reset,
                   ir,
                   rf ctrl,
                   ctrl);
            input [0:0] clock;
            input [0:0] reset;
            input [31:0] ir;
            output [25:0] rf ctrl;
            output [5:0] ctrl;
            mmux mmux();
            mpc mpc();
            mrom mrom();
            mir mir();
```

32 8/23/07

```
mdecode mdecode();
            mctrl mctrl();
           endmodule
           module mmux(ir mux jmpto,
                  ml start,
                  ir mux addr,
                  mux pc next addr);
            input [5:0] ir mux jmpto;
            input [5:0] ml start;
            input [0:0] ir mux addr;
            output [0:0] mux pc next addr;
            //behavior
            assign mux pc next addr = ir mux addr? ml start: ir mux jmpto;
            //end behavior
           endmodule
           module mpc(clock,
                 reset_,
                 Idmpc,
                 mux pc next addr,
                 pc rom addr);
            input [0:0] clock;
            input [0:0] reset;
            input [0:0] Idmpc;
            input [0:0] mux pc next addr;
            output [5:0] pc rom addr;
           endmodule
           module mrom(pc rom addr,
                  rom_ir_instr);
input [31:0] ir;
output [25:0] rf ctrl;
output [5:0] ctrl;
mmux mmux();
mpc mpc();
mrom mrom();
mir mir();
mdecode mdecode();//COPYRIGHT (c) 2005, 2006 FastpathLogic Inc
module mengine(clock,
        reset_,
        ir,
        rf ctrl,
        ctrl):
input [0:0] clock;
 8/23/07
```

**Confidential** Copyright © 2006 Fastpath Logic, Inc. Copying in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

```
input [0:0] reset;
 input [31:0] ir;
 output [25:0] rf ctrl;
 output [5:0] ctrl;
 mmux mmux();
 mpc mpc():
 mrom mrom();
 mir mir();
 mdecode mdecode();
 mctrl mctrl();
endmodule
module mmux(ir mux impto,
       ml start,
       ir mux addr,
       mux pc next addr);
 input [5:0] ir mux jmpto;
 input [5:0] ml start;
 input [0:0] ir mux addr;
 output [0:0] mux pc next addr;
 //behavior
 assign mux pc next addr = ir mux addr? ml start: ir mux jmpto;
 //end behavior
endmodule
module mpc(clock,
      reset,
      Idmpc,
      mux pc_next_addr,
      pc rom addr);
 input [0:0] clock;
 input [0:0] reset;
 input [0:0] Idmpc:
 input [0:0] mux pc next addr;
 output [5:0] pc rom addr;
endmodule
module mrom(pc rom addr,
       rom ir instr);
 input [5:0] pc rom addr;
 output [31:0] rom ir instr;
 reg [31:0] inst rom[0:63];
 reg [31:0] instr;
 integer i;
 //behavior
 assign rom ir instr = inst rom[pc rom addr];
```

34 8/23/07

#### Chapter 1

```
initial begin
   instr = 0;
    for(i=0; i<=63; i=i+1) begin
       inst rom[i] = instr;
       instr = instr + 1;
    end
 end
 //end behavior
endmodule
module mir(clock,
       reset,
       Idmir,
       rom ir instr,
       ir_mux_jmpto,
       ir dec instr);
 input [0:0] clock;
 input [0:0] reset;
 input [0:0] Idmir;
 input [31:0] rom ir instr;
 output [5:0] ir mux jmpto;
 output [24:0] ir_dec_instr;
endmodule
module mdecode(ir dec instr,
         dec ctrl sgn,
         ctrl);
 input [24:0] ir_dec_instr;
 output [5:0] dec ctrl sgn;
 output [5:0] ctrl;
endmodule
module mctrl(clock,
        reset,
        Idmpc,
        ldmir,
        dec ctrl sgn,
        ir mux addr);
 input [0:0] clock;
 input [0:0] reset;
 output [0:0] Idmpc;
 output [0:0] Idmir;
 input [5:0] dec ctrl sgn;
 output [0:0] ir mux addr;
endmodule
```

8/23/07 35

CSI code:

36

```
// Copyright (c) 2005, 2006, 2007 Fastpath Logic
// All Rights Reserved.
// This is UNPUBLISHED PROPRIETARY SOURCE CODE of Fastpathlogic:
// the contents of this file may not be disclosed to third parties,
// copied or duplicated in any form, in whole or in part, without the prior
// written permission of Fastpathlogic.
// RESTRICTED RIGHTS LEGEND:
// Use, duplication or disclosure by the Government is subject to
// restrictions as set forth in subdivision (c)(1)(ii) of the Rights in
// Technical Data and Computer Software clause at DFARS 252.227-7013,
// and/or in similar or succesor clauses in the FAR, DOD or NASA FAR Supplement.
// Unpublished rights reserved under the Copyright Laws of the United States
// design: Microcode Engine
// author: Catalin Lipsa
//-----
csl interface me ifc{
// csl port list (input, 1, csl list(clock, reset ));
  csl port ir 2 (output, 32);
  csl port pc 2 (output, 6);
  csl_port v_2 (output, 1);
};
csl unit mengine {
//csl_port_list (input, csl_list(clock, reset_));
 csl port ir (input, 32);
 csl port rf ctrl (output, 26);
 csl port ctrl (output, 6);
 mmux mmux;
 mpc mpc;
 mrom mrom;
 mir mir;
 mdecode mdecode;
 mctrl mctrl;
  csl signal alu opcode = ir 3.alu fmt.select field(op2);
//create pipeline
  csl pipeline me pipeline(4);
```

```
csl pipestage fetch(0);
  csl pipestage decode(1);
  csl pipestage rf read(2);
  csl pipestage execute(3);
  void initialize(){
     me pipeline.add pipestage list(fetch, decode, rf read, execute);
     me pipeline.add signal(6, pc, 0, 2);
     //pipeline name.add signal(br, signal name, start stage, end stage);
     me pipeline.add signal(32, ir, 1, 3);
     me pipeline.add signal(1, v, 1, 3);
     me pipeline.add signal list(1, csl list(alu, mem), 2, 3);
     //create program counter register
     pc 0.set type(pc);
     //connect branch control
     pc 0.connect br en(br 2);
     pc 0.connect br addr(br addr 2);
//create decoder
  csl_enum op_enum(csl_list("br_2", "alu_2", "mem_2"));
  ir 1.opcode.set enum(op enum);
  csl signal op dec; // width is created by the gen decoder option
  ir 1.opcode.gen decoder(op dec);
*/
};
csl unit mmux{
//csl port list
                     (input, 6, csl_list(ir_mux_jmpto, ml_start));
 csl port ir mux addr
                          (input, 1);
 csl port mux pc next addr (output, 1);
};
csl unit mpc{
//csl port list
                     (input, csl list(clock, reset ));
 csl port ldmpc
                       (input, 1);
 csl port mux pc next addr (input, 1);
 csl port pc rom addr (output, 6);
};
/*csl register mrom{
 csl port pc rom addr (input, 6);
 csl port rom ir instr (output, 32);
 void initialize(){
  csl register
  set type(rom);
 8/23/07
```

```
set word width(32);
  set addr width(6);
  set data sqn(ir 1);
  set_addr_sgn(pc_0);
};*/
//Register File
/*csl register file mrf{
 void initialize(){
  set width(32);
  set depth(32);
  connect rd addr(i2.alu fmt.select field(src a));
  connect rd addr(i2.alu fmt.select field(src b));
  connect wr addr(i2.alu fmt.select field(dest ));
  connect rd data(rd data a 3);
  connect rd data(rd data b 3);
  connect wr data(wr data 3);
};*/
//ALU
csl unit malu{
  csl port alu 3
                    (input, 1);
  csl port alu opcode (input, 3);
// csl port list
                    (input, 32, csl list(rd data a 3, rd data b 3));
  csl port wr data 3 (output, 32);
};
//Memory unit
csl unit mmem{
  csl port mem 3
                       (input, 1);
  csl port mem opcode (input, 3);
  csl port rd data a 3 (input, 32);
  csl port wr data 3 (output, 32);
};
//ROM memory - Data Memory
/*csl memory mram{
 void initialize(){
  set type(ram);
  set word width(32);
  set addr width(6);
  //connection needed!
};*/
```

38 8/23/07


# Fastpath Logic Inc.

#### Chapter 1

```
csl_unit mir{
//csl port list
                    (input, csl list(clock, reset ));
 csl port Idmir
                     (input, 1);
 csl_port rom_ir_instr (input, 32);
 csl port ir mux jmpto (output, 6);
 csl port ir dec instr (output, 25);
};
csl unit mctrl{
//csl port list
                    (input, csl list(clock, reset ));
//csl port list
                    (output, csl list(ldmpc, ldmir));
 csl port dec ctrl sgn (input, 6);
 csl_port ir_mux_addr (output, 1);
};
csl unit mdecode{
 csl port ir dec instr (input, 25);
 csl port dec ctrl sgn (output, 6);
 csl port ctrl
                   (output, 6);
};
```

I.D.=Instruction Decoder

FIGURE 1.27



```
csl packet pkt;
csl dataframe df;
csl reg pc "program counter";
csl reg ir "instruction register";
csl mem im "instruction memory";
csl rf rf
         : rf.valid (v);
csl pscqn pscqn;
                 pscqn.input (rf.dataout)
                 pscqn.input (rf.v)
csl fifo fifo
csl pipeline p0
csl pipeline p1
p0.stall (p1.stall & id.v);
pc.in (pcmux.out);
pcmux.select ();
pcmux.ino ();
pcmux.in1 ();
im.addr (pc.out);
im.wr en ();
im.data in ();
im.addr ();
im.rd en ();
im.wr en ();
irmux.select ();
irmux.im0 ();
irmux.in1 ();
ir (irmux);
id (iradr);
// id is an instruct decoder
//if is a case statement
//the case items are grnerated from the .op field in the packet class
hierarchy
p0 (id.v, id.cntl);
rf.addr (rfaddrmux);
rf.sc0 (id.src0);
rf.sc1 (id.src1);
rf.rd en (id.rd en);
rf.dst (id.rfdst);
rfaddrmux.in0 ();
```

8/23/07 41

```
rfaddrmux.in1 (alu.out, alu.v & cntl.rfdstop);
   // data one ? not? select
   // the select for the rfmux is one not
   // the data and one not? select are pointed together
   alu.src0
   alu.src1
   csl data frame df;
   df.num pkts (4);
   df.payload (pkt, pkt, pkt, pkt);
   //data frame contains 4 packets of type pkt
   //note that the data frame payload can contain any number of packets
   //the order that the packets are listed in is the order that the pack-
   ets are sent
   csl pkt pkt;
   pkt.field (a, 16);
        <name><range>
   pkt.field (b, 16);
   //ock contains 2 fields which are 16 bits wide
Memory Map
Register File
16 registers
Program Counter
Instruction Register
Instruction Memory
   csl mem map mem map;
   mem map.base addr (10);
   // starting address
   mem map.address (rf mem map, [0-15]);
   //
                                         <name> <range>
   mem map.address (im mem map, [32-46]);
   mem map.address (pc mem map, 100);
   mem map.address (ir memmap, 101);
   // first create the csl objects then create the memory locations
   // or create the address space and associate the objects with addresses
   im.address (im mem map);
   ir.address (ir mem map);
   rf.address (rf mem map);
   im.address (im mem map);
```

The csl\_mem\_map is used to specify the memory map for a chip design or unit. The csl\_mem\_map memory space is associated with csl\_objects and third party IP or user RTL addresses spaces.

42 8/23/07

#### **FIGURE 1.28**

**TABLE 1.4** 

# 1.5 CSL Microengine Command Summary

## 1.6 CSL Microengine Commands