

1.1 Index

csl_isa_element isa_obj_name 29
 Symbols
) 41, 42, 75, 76, 77, 66, 67, 88, 43, 62, 5, 7, 45, 77, 108, 33
)+} 95
 41
 csl_field field_name(int upper, int lower 42
 csl_field field_name(bitrange_name 77
 csl_field obj_name(num_expr, num_expr 76
 , value}+) 44
 memory_map_page_name.add(addressable_object,symbol 43
 csl_field obj_name(num_expr 75
 csl_isa_field isa_field_object(lower, upper 7
 csl_isa_field isa_field_object(width 5
 vc_name.set_dut_mem(dut_name 33
 csl_port port_name(port_direction 77
 set_unit_prefix(prefix_string 108
 33, 77, 45, 88
 csl_enum enum_name {(enum_item 95
 A
 add_logic(almost_empty,address) 162
 add_logic(almost_full,address) 163
 add_logic(async_reset) 155
 add_logic(bypass) 64
 add_logic(credit) 166
 add_logic(depth_extend,numeric_expression) 144
 add_logic(flow) 169
 add_logic(flow_through, numeric_expression) 157
 add_logic(generate_waves, (fsdb | vsd), filename, hid_level) 13
 add_logic(generate_waves, filename, type) 15
 add_logic(output_rd_addr) 165
 add_logic(output_wr_addr) 164
 add_logic(parallel_input,all | vector_of_addresses) 150
 add_logic(parallel_output, all | vector_of_addresses) 149
 add_logic(priority_bypass) 142
 add_logic(programmable_depth, default_depth) 138

add_logic(pushback) 156
 add_logic(rd_credit) 167
 add_logic(rd_words,address_range) 151
 add_logic(read_valid) 57
 add_logic(sram_rd) 153
 add_logic(sram_wr) 154
 add_logic(stall) 158
 add_logic(stall_rd_side) 159
 add_logic(stall_wr_side) 160
 add_logic(sync_fifo|async_fifo) 143
 add_logic(width_extend,numeric_expression) 145
 add_logic(wr_credit) 168
 add_logic(wr_hold, numeric_expression) 146
 add_logic(wr_words,address_range) 152
 add_pipestage(pipestage_object_name) 16
 addr_obj.add_to_memory_map() 44
 object_name.add_to_memory_map(62
 address_range.set_access_rights(group,acc_right) 41
 directive(field_group,group_name, 67
 directive(disconnect_register_fields_from_ios, 86
 set_prefix(string, output|input, 66
 , 88
 asa 5
 associate_pipeline(pipeline_name1) 13
 auto_gen_memory_map() 60
 autorouter_connect_bus_to_split_bus(ON|OFF) 14
 B
 bitrange_object port_object_name.get_bitrange() 87
 bitrange_object signal_object_name.get_bitrange() 55
 bitrange_object_name) 49
 bitrange_object_name.get_lower() 57
 bitrange_object_name.get_offset() 56
 bitrange_object_name.get_upper() 58
 bitrange_object_name.set_offset(numeric_expression) 55
 branch(list_of_pipestage_names) 25
 C
 cell_object_name cell_object_name.get_cell() 24

```

cell_object_name.concat(list_of_cells) 32
cell_object_name.set_lower_index(numeric_expression) 26
cell_object_name.set_offset(numeric_expression) 30
cell_object_name.set_range(upper_limit,lower_limit) 25
cell_object_name.set_upper_index(numeric_expression) 28
cell_object_name.set_width(width_numeric_expression) 21
cell_object_name1.set_cell(cell_object_name0) 23
connect(connection_object_name0,connection_object_name1) 10
connect_enable(enable_signal_name0) 22
connect_stall(stall_signal_name0) 21
connection_object_name.connect({.formal_connection_object_name(
actual_connection_object_name)}+) 12
connection_object_name0.connect(connection_object_name1) 7
create_rtl_module() 60
csl_bitrange bitrange_object_name(upper_limit, lower_limit) 52
csl_bitrange bitrange_object_name1(bitrange_obj_name0) 53
csl_bitrange obj_name(num_expr) 51
csl_cell cell_object_name 18
csl_cell cell_object_name(upper_limit, lower_limit) 19
csl_cell cell_object_name(width_numeric_expression) 20
csl_define 17
csl_event event_object_name 92
csl_field field_name 40
csl_fifo fifo_name 135
csl_fifo fifo_name (width,depth) 135
csl_for(int i = 0 11
csl_interface interface_object_name 101
csl_inv(signal_name) 9
csl_isa_field isa_field_oject(field_object_name) 6
csl_isa_field isa_field_oject_name 4
csl_list_object_name.set_attr(csl_signal_attribute) 70
csl_memory_map memory_map_name 59
csl_memory_map_page memory_map_page_name 37
csl_multi_dim_bitrange obj_name(multi_dim_br_obj) 60
csl_multi_dim_bitrange obj_name(num_expr) 59
csl_parameter parameter_name (default_value) 105
csl_pipeline pipeline_name(number_of_stages) 4

```

csl_pipestage pipestage_object_name() 15
 csl_port port_name(port_hierarchical_identifier) 79
 csl_port_attr port_object_name.get_attr() 99
 csl_port_type port_object_name.get_type() 94
 csl_rd_interface ifc_name 33
 csl_register_file register_file_name 53
 csl_signal signal_object_name 42
 csl_signal signal_object_name0(signal_object_name1) 43
 csl_signal_attr signal_object_name.get_attr() 68
 csl_signal_group signal_group_name 72
 csl_signal_pattern_generator sign_pattern_gen_name 36
 csl_signal_type signal_object_name.get_type() 64
 csl_state_data state_data_object_name 32
 csl_testbench testbench_object_name 5
 csl_unit unit_name 76
 csl_vector vector_object_name(width) 38
 csl_wr_interface ifc_name 37

D

directive(name_register,register_address,register_name) 89

E

enum get_endianness() 56
 event_object_name.add_equation(boolean_expresion) 93
 exp(base, constant_numeric_expression) 13

F

field_obj_name.add_allowed_range(num_expr,num_expr) 73
 field_obj_name.get_enum() 85
 field_obj_name.get_lower() 80
 field_obj_name.get_offset() 79
 field_obj_name.get_upper() 81
 field_obj_name.get_value() 87
 field_obj_name.get_width() 82
 field_obj_name.set_enum(enum_name) 83
 field_obj_name.set_enum_item(enum_item_name) 84
 field_obj_name.set_offset(num_expr) 78
 field_obj_name.set_value(num_expr) 86
 foreach a (pc, id, rf) {} 14

G

gen_decoder(csl_unit unit_object_name) 28, 36

generate_decoder(csl_unit some_unit) 46

generate_decoder(decoder_unit_name) 70

get_data_word_width() 67

get_pipeline_latency(in0, outn) 32

, 62

H

hid_path_to_dut_instance1_name.set_dut_mem_init(binary_value | hex_value | random) 18

I

i <= 7 > 11

i++) {} 11

inline_code(code_statements) 28

inline_file(pipestage_name, file_name) 27

directive(connect_register_field_to_ios, 88

int bitrange_object_name.get_width() 54

int cell_object_name.get_lower_index() 27

int cell_object_name.get_offset() 31

int cell_object_name.get_upper_index() 29

int cell_object_name.get_width() 22

int get_alignment() 54

int get_data_word_width() 51

int get_depth() 56

int get_lower_bound() 48

int get_max_num_vectors() 40

int get_simulation_timeout_count() 12

int get_symbol_length() 58

int get_transaction_timeout_count() 8

int get_upper_bound() 49

int get_width() 55

int port_object_name.get_lower() 90

int port_object_name.get_upper() 91

int port_object_name.get_width() 84

int signal_name.get_lower_index() 58

int signal_object_name.get_upper() 59

int signal_object_name.get_width() 52

```

int vc_name.get_vc_id() 27
int vc_name.get_vc_max_num_states() 36
csl_field field_name( 41
interface_name.reverse() 103
interface_object) 82
ir.inst_fmt_name.field_name.connect(signal_name) 72
ir.instr.field.create_signal(signal_name) 71
isa_field_obj.set_type( opcode | subopcode | address | selector | constant | unused |
reserved) 8
isa_field_obj_name.add_allowed_range(num_expr, num_expr) 27
isa_field_obj_name.get_enum() 22
isa_field_obj_name.get_enum_item(enum_item_name) 23
isa_field_obj_name.get_lower() 16
isa_field_obj_name.get_mnemonic() 14
isa_field_obj_name.get_name() 13
isa_field_obj_name.get_offset() 12
isa_field_obj_name.get_type() 15
isa_field_obj_name.get_upper() 17
isa_field_obj_name.get_value() 26
isa_field_obj_name.get_width() 18
isa_field_obj_name.set_enum(enum_name) 19
isa_field_obj_name.set_enum_item(enum_item_name) 20
isa_field_obj_name.set_mnemonic( string) 10
isa_field_obj_name.set_name(string) 9
isa_field_obj_name.set_offset(num_expr) 11
isa_field_obj_name.set_value(num_expr) 25
L
list l = {p, q} 10
log(numeric_expression) 16
M
match_pipeline_latency(in0, outn, new_pipeline_name, in10, out1n) 31
41
memory_map_page_name.add(memory_map_page_object_name) 47
memory_map_page_name.add_address_range(lower_bound,upper_bound) 38
memory_map_page_name.add_reserved_address_range(lower_bound,upper_bou
nd) 42
memory_map_page_name.set_access_rights_enum(enum_name) 64

```

memory_map_page_name.set_address_increment(numeric_expression) 39
 memory_map_page_name.set_next_address(numeric_expression) 40
 merge(list_of_pipestage_names) 26
 N
 namespace.any_object 15
 O
 object_multi_dim.get_dim_bitrange(num_expr) 64
 object_multi_dim.get_dim_lower(num_expr) 66
 object_multi_dim.get_dim_offset(num_expr) 69
 object_multi_dim.get_dim_upper(num_expr) 67
 object_multi_dim.get_dim_width(num_expr) 62
 object_multi_dim.set_dim_bitrange(num_expr,br_obj_name) 63
 object_multi_dim.set_dim_offset(num_expr,num_expr) 68
 object_multi_dim.set_dim_range(num_expr,num_expr,num_expr) 65
 object_multi_dim.set_dim_width(num_expr,num_expr) 61
 object_name.get_lsb(constant_numeric_expression) 50
 object_name.get_msb(constant_numeric_expression) 48
 object_name.set_lsb(constant_numeric_expression) 49
 object_name.set_msb(constant_numeric_expression) 47
 P
 pipestage_naming_convention(NAMING_CONV) 5
 unit_name.add_port_list(82
 port_object_name.reverse() 80
 port_object_name.set_attr(csl_port_attr) 97
 port_object_name.set_bitrange(bitrange_object_name) 86
 port_object_name.set_range(upper_limit, lower_limit) 89
 port_object_name.set_type(csl_port_type) 92
 port_object_name.set_width(numeric_expression) 83
 set_pattern({time 44
 R
 replicate(new_pipeline_name) 14
 reset_init_value(init_value) 29
 rf.event(wr_en& wr_addr) 94
 S
 set_alignment(numeric_expression) 52
 set_attribute(PIPELINE_ATTR) 11
 set_clock(signal_name) 47

set_clock_name(string) 70, 172
 set_const_value(numeric_expression) 61
 set_data_word_width(numeric_expression) 66
 set_data_word_width(width) 50
 set_default_value(number) 46
 set_depth(numeric_expression) 137
 set_empty_name(string) 184
 set_endianness(endianness_type) 55
 set_enum(csl_enum enum_name) 43
 set_enum_item(identifier) 44
 set_external(numeric_expression,external_register_port) 63
 set_field(field_name,numeric_expression) 62
 set_field_position(field_name, numeric_expression) 89
 set_full_name(string) 182
 set_generate_waves_filename(filename) 16
 set_generator_type(oscillator|clk|pwl) 43
 set_instance_alteration_bit(status) 121
 set_instance_name(bus0) 56
 set_next(field_name_left, field_name_right) 90
 set_next(isa_field left_field, isa_field right_field) 34
 set_next_pipestage(pipestage_object_name,pipestage_object_name) 18
 set_number_of_pipestages(numeric_expression) 10
 set_physical_implementation(SRAM | FFA) 141
 set_pipestage_name(name) 20
 set_pipestage_number(n) 19
 set_pipestage_valid_input(signal_object_name) 23
 set_pipestage_valid_output(signal_object_name) 24
 set_pop_name(string) 180
 set_position(isa_field, numeric expression) 33
 set_prefix(prefix_name) 7, 148
 set_prefix(PREFIX_TYPE) 6
 set_prefix(string “prefix”) 7
 set_prefix(string) 65, 68
 set_previous(field_name_right, field_name_left) 91
 set_previous(isa_field right_field, isa_field left_field) 35
 set_previous_pipestage(pipestage_object_name,pipestage_object_name) 17
 set_push_name(string) 178

set_rd_addr_name(string) 78
 set_rd_clock_name(string) 174
 set_rd_data_name(string) 74, 188
 set_rd_en_name(string) 82
 set_reset(signal_name) 48
 set_reset_name(string) 68, 170
 set_signal_prefix(prefix_string) 112
 set_simulation_timeout_count(numeric_expresion) 9
 set_start_signal(signal_object_name) 45
 set_suffix(string) 70
 set_suffix(suffix_name) 9
 set_suffix(suffix_TYPE) 8
 set_symbol_max_length(numeric_expression) 57
 set_testbench_verilog_filename(name) 11
 set_top_unit(unit_object_name) 61
 set_transaction_timeout_count(numeric_expresion) 7
 set_type (instr_format | instr | root_format) 30
 set_type(diagnostic | stim_expect | serial_bus) 6
 set_type(memory_map_type) 63
 set_type(PIPELINE_TYPE) 12
 set_valid_name(string) 84, 190
 set_value(numeric expression) 45
 set_vc_compare_trigger(event_object | clock_signal) 55
 set_width (numeric_expression) 32
 set_wr_addr_name(string) 76
 set_wr_clock_name(string) 176
 set_wr_data_name(string) 72, 186
 set_wr_en_name(string) 80
 sg_add_reset(signal_object_name) 42
 sg_output_sgn_name(signal_object_name) 38
 sg_set_pattern(time |time_expresion, value) 40
 csl_signal signal_object_name(45, 47, 49
 signal_group_instance.generate_individual_rtl_signals(on|off) 74
 signal_name.field_name.gen_decoder(sn) 129
 signal_name.set_width (numeric_expression) 51
 signal_object_name.merge(merg_op, signal_list_object_name) 124
 signal_object_name.merge(merg_op,list_of_signals) 123

signal_object_name.set_attr(csl_signal_attr) 66
 signal_object_name.set_bitrange(bitrange_object_name) 54
 signal_object_name.set_range(upper_limit, lower_limit) 57
 signal_object_name.set_type(csl_signal_type) 61
 state_element.add_pipeline_delay(direction, expression) 30
 string fifo_hid.get_clock_name() 173
 string fifo_hid.get_empty_name() 185
 string fifo_hid.get_full_name() 183
 string fifo_hid.get_pop_name() 181
 string fifo_hid.get_push_name() 179
 string fifo_hid.get_rd_clock_name() 175
 string fifo_hid.get_rd_data_name() 189
 string fifo_hid.get_reset_name() 171
 string fifo_hid.get_valid_name() 191
 string fifo_hid.get_wr_clock_name() 177
 string fifo_hid.get_wr_data_name() 187
 string get_prefix() 8, 69
 string get_suffix() 71
 string register_file_hid.get_clock_name() 71
 string register_file_hid.get_rd_addr_name() 79
 string register_file_hid.get_rd_data_name() 75
 string register_file_hid.get_rd_en_name() 83
 string register_file_hid.get_reset_name() 69
 string register_file_hid.get_valid_name() 85
 string register_file_hid.get_wr_addr_name() 77
 string register_file_hid.get_wr_data_name() 73
 string register_file_hid.get_wr_en_name() 81
 string str = string 12
 string unit_object_name.get_signal_prefix() 114
 string unit_object_name.get_signal_prefix_local() 118
 string unit_object_name.get_unit_prefix() 110
 U
 unit_name #(parameter_override_value) unit_instance_name 106
 unit_name | instance_name).add_logic(unit_address_decoder,
 address_signal_name) 128
 unit_name | unit_instance_name).set_unit_id(numeric_expression) 126
 unit_name.add_logic(external_unit_enable) 127

unit_name.signal_prefix(string) 116
 unit_object_name.auto_connect_filter(auto_connect_filter_enum) 6
 unit_object_name.set_auto_router(ar_flag) 4
 upper_limit,lower_limit) 47
 V
 vc_name.set_compare_trigger(event_object | clock_signal) 42
 vc_name.set_cpp_vector_rd_name("name") 58
 vc_name.set_cpp_vector_wr_name("name") 59
 vc_name.set_file_name(name) 52
 vc_name.set_max_num(numeric_expression) 19
 vc_name.set_max_num_of_transaction_events(numeric_expression) 16
 vc_name.set_model(cpp|tb) 57
 vc_name.set_output_filename(filename) 49
 vc_name.set_radix(binary|hex) 31
 vc_name.set_tb_compare_filename(filename) 35
 vc_name.set_vc_capture_edge_type(rise|fall) 10
 vc_name.set_vc_capture_event(event) 12, 23
 vc_name.set_vc_clock_name(signal_object_name) 9
 vc_name.set_vc_comment(String) 39
 vc_name.set_vc_compare_event(event_object_name | clock_object_name) 24
 vc_name.set_vc_compare_trigger(event_object | clock_signal) 60
 vc_name.set_vc_cpp_rd_name("function_name") 53
 vc_name.set_vc_cpp_wr_name("function_name") 54
 vc_name.set_vc_end_generation_trigger(event) 14
 vc_name.set_vc_event(clk | signal_expression) 43
 vc_name.set_vc_id(numeric_expresion) 26
 vc_name.set_vc_max_error_count(numeric_expression) 61
 vc_name.set_vc_max_number_of_capture_events(number) 15
 vc_name.set_vc_max_number_of_mismatches(number) 18
 vc_name.set_vc_module_name(module_name) 21
 vc_name.set_vc_name(bus_unit) 37
 vc_name.set_vc_name(string) 29
 vc_name.set_vc_output_filename(filename) 22
 vc_name.set_vc_reset(signal_object_name) 45
 vc_name.set_vc_stall_name(name) 11
 vc_name.set_vc_start_generation_trigger(event) 13
 vc_name.set_vc_time_out(number) 20

vector_name.add_signal(signal_object) 47

vector_name.add_signal_group(signal_group_name) 48