CHAPTER 1 Basics

All rights reserved
Copyright ©2006 Fastpath Logic, Inc.
Copying in any form without the expressed written
permission of Fastpath Logic, Inc is prohibited

FIGURE 1.1





FIGURE 1.2



make the connections and use the proper logic below so that you can add two bits per cycle and then design the state machine to run this.

FIGURE 1.3

