1.1 CSL Interconnect Command Summary

Signals

```
signal object name.set offset(numeric expression);
   constant numeric expression signal object name.get offset();
   ir.instr.field.create signal(signal name);
   ir.inst fmt name.field name.connect(signal name);
Multidimensional Signals
   signal object name.set number of dimensions (numeric expression);
   int signal object name.get number of dimensions();
   signal object name.set dim width (dimension number,
   numeric expression);
   int signal object name.get dim width(dimension number);
   signal object name.set dim bitrange (dimension number, bitrange object n
   bitrange object signal object name.get dim bitrange(dimension number);
   signal object name.set dim range (dimension number, upper limit,
   lower limit);
   int signal object name.get dim lower index(dimension number);
   int signal object name.get dim upper index(dimension number);
   signal object name.set dim offset(dimension number,
   constant numeric expression);
   constant numeric expression
signal object name.get dim offset(dimension number);
csl list name.set attr(csl signal attribute);
Units: prefix
set unit prefix(prefix string[,prefix specifier]);
set signal prefix (prefix string);
set signal prefix local (prefix string);
set clk_all();
Units: instance control bit
set instance alteration bit(status);
Units: input/output file type
   unit object name.input verilog type (verilog type);
```

New commands

10/9/09

unit object name.output verilog type (verilog type);

```
add_logic(external_unit_enable);
(unit_name | instance_name).add_logic(unit_address_decoder,
address_signal_name);
signal_name.(field_name.)*add_logic(gen_decoder);
[(interface_name.)+]register_ios(input|output [,
.reset[_](optional_reset), reset_value][,.en(optional_enable)]);
generate individual rtl signals(on|off);
```

Gets methods

```
int signal object.get width();
bitrange object signal object.get bitrange();
int signal object.get lower index();
int signal object.get upper index();
csl signal type signal object.get type();
csl list name.set attr(csl signal attribute);
csl list name.set attr(csl signal attribute);
int signal group object.get width();
unit name.add port list([port direction,]interface object);
int port object.get width();
bitrange object port object.get bitrange();
int port object name.get lower index();
int port object name.get upper index();
csl port type port object name.get type();
csl port attr port object name.get attr();
int interface object.get width();
string signal object name.get signal prefix local();
set signal prefix(prefix string);
set signal prefix local (prefix string);
```

```
signal object name.set_offset(numeric expression);
```


DESCRIPTION:

Set the offset value for signal <code>signal_object_name.lt</code> adds the value <code>numeric_expression</code> both to lower index and upper index of the signal's range. This command is usefull in the context of the autorouter usage.

EXAMPLE:

In this example we use an decoder that decodes a word of 6 bits composed of the concatenation of the outputs of 3 2-bit D flipflops

FIGURE 1.1 signal offset example



CSL CODE

```
csl unit 2bit flip flop, decoder, top;
scope 2bit flip flop {
add port(input, 2, data);
add port(input, clock);
add port(input,enable);
add port (output, reg, 2, q);
scope decoder {
add port(input, 6, dec in);
add port (output, req, 64, dec out)
scope top {
//signal definitions
csl signal
clk a,clk b,clk c,in a(2),in b(2),in c(2),enable,dec in(6),dec out(64)
//instantiation and interconnection of modules
add instance( 2bit flip flop, flip flop a(.data(in a),.enable(enable),.
clock(clk a),.q(out a)));
add instance( 2bit flip flop, flip flop b(.data(in b),.enable(enable),.
clock(clk b),.q(out b)));
```

```
add instance( 2bit flip flop, flip flop c(.data(in c),.enable(enable),.
   clock(clk c),.q(out c)));
   add instance(decoder, decoder(.dec in(dec in),.dec out(dec out)));
   //set offset illustration
   out b.set offset(2); out c.set offset(4);
   set autorouter (ON);
New CSL code
   csl unit 2bit flip flop, decoder, top;
   csl_unit    2bit flip flop {
   csl port data(input,2), clock (input), enable(input), q(output,req,2);
   2bit flip flop(){}
   };
   csl unit decoder {
   csl port dec in(input, 6), dec out(output, reg, 64);
   decoder(){}
   };
   csl unit top {
   csl_signal clk a, clk b, clk c, in a(2), in b(2), in c(2), enable,
   dec in(6), dec out(64), out a(2), out b(2), out c(2);
   2bit flip flop flip flop a( .data(in a), .enable(enable),
   .clock(clk a), .q(out a));
   2bit flip flop flip flop b( .data(in b), .enable(enable),
   .clock(clk b), .q(out b));
   _2bit_flip_flop flip_flop c( .data(in c), .enable(enable),
   .clock(clk c), .q(out c));
   decoder decoder( .dec in(dec in), .dec out(dec out));
   top(){
   //set autorouter(ON);
   }
   };
```

NEW VERILOG CODE

```
module 2bit flip flop(data,
                        clock,
                        enable,
                        q);
  input [1:0] data;
  input [1:0] clock;
  input [1:0] enable;
  output reg [1:0] q;
endmodule
module decoder (dec in,
               dec out);
  input [5:0] dec in;
  output reg [63:0] dec_out;
endmodule
module top();
  wire clk a;
  wire clk b;
  wire clk c;
  wire [1:0] in a;
  wire [1:0] in b;
  wire [1:0] in c;
  wire enable;
  wire [5:0] dec in;
  wire [63:0] dec out;
  wire [1:0] out a;
  wire [3:2] out b;
  wire [5:4] out c;
  2bit flip flop flip flop a(.clock(clk a),
                               .data(in a),
                               .enable(enable),
                               .q(out a));
  2bit flip flop flip flop b(.clock(clk b),
                               .data(in b),
                               .enable(enable),
                               .q(out b));
```

constant numeric expression signal object name.get_offset();


DESCRIPTION:

Return the offset value for a signal. The offset for a signal is, if it is not already set, 0.

EXAMPLE:

In this example we use an decoder that decodes a word of 6 bits composed of the concatenation of the outputs of 3 2-bit D flipflops

FIGURE 1.2 signal offset example enable



CSL CODE

```
csl unit 2bit flip flop, decoder, top;
scope _2bit_flip_flop {
add port(input, 2, data);
add port(input,clock);
add port(input,enable);
add port (output, reg, 2, q);
}
scope decoder {
add port(input, 6, dec in);
add port(output, reg, 64, dec out)
}
scope top {
//signal definitions
csl signal
clk a,clk b,clk c,in a(2),in b(2),in c(2),enable,dec in(6),dec out(64)
//instantiation and interconnection of modules
add instance( 2bit flip flop, flip flop a(.data(in a),.enable(enable),.
clock(clk a),.q(out a)));
```

```
add instance( 2bit flip flop, flip flop b(.data(in b),.enable(enable),.
   clock(clk b),.q(out b)));
   add instance( 2bit_flip_flop,flip_flop_c(.data(in_c),.enable(enable),.
   clock(clk c),.q(out c)));
   add instance(decoder, decoder(.dec in(dec in),.dec out(dec out)));
   //set offset illustration
   out b.set offset(2);
   out c.set offset(4);
   set autorouter (ON);
New CSL code
   csl unit 2bit flip flop, decoder, top;
   csl_unit    2bit flip flop {
   csl port data(input,2), clock (input), enable(input), q(output,req,2);
   2bit flip flop(){}
   };
   csl unit decoder {
   csl port dec in(input, 6), dec out(output, reg, 64);
   decoder(){}
   };
   csl unit top {
   csl_signal clk a, clk b, clk c, in a(2), in b(2), in c(2), enable,
   dec in(6), dec out(64), out a(2), out b(2), out c(2);
   2bit flip flop flip flop a( .data(in a), .enable(enable),
   .clock(clk a), .q(out a));
   2bit flip flop flip flop b( .data(in b), .enable(enable),
   .clock(clk b), .q(out b));
   _2bit_flip_flop flip_flop_c( .data(in c), .enable(enable),
   .clock(clk_c), .q(out_c));
   decoder decoder( .dec_in(dec_in), .dec_out(dec_out));
   top(){
   //set autorouter(ON);
```

9

```
}
};
NEW VERILOG CODE
   module 2bit flip flop(data,
                        clock,
                        enable,
                        q);
     input [1:0] data;
     input [1:0] clock;
     input [1:0] enable;
     output reg [1:0] q;
   endmodule
   module decoder(dec in,
                dec out);
     input [5:0] dec in;
     output reg [63:0] dec out;
   endmodule
   module top();
    wire clk a;
    wire clk b;
    wire clk c;
    wire [1:0] in a;
    wire [1:0] in b;
     wire [1:0] in c;
     wire enable;
    wire [5:0] dec in;
    wire [63:0] dec out;
     wire [1:0] out a;
    wire [3:2] out b;
    wire [5:4] out c;
     2bit flip flop flip flop a(.clock(clk a),
                              .data(in a),
                              .enable(enable),
                               .q(out a));
     _2bit_flip_flop flip_flop_b(.clock(clk b),
                               .data(in b),
```

ir.instr.field.create_signal (signal_name);
DESCRIPTION:

EXAMPLE:

```
csl_field ir(3);
csl_signal s0; // the width is set automatically
csl_signal s1; // the width is set automatically
ir.instr.field.create_signal(s0);
ir.inst_fmt_name.field_name.connect(s1);
```

```
ir.inst_fmt_name.field_name.connect(signal_name);
DESCRIPTION:
```

EXAMPLE:

```
csl_field ir(3);
csl_signal s0; // the width is set automatically
csl_signal s1; // the width is set automatically
ir.instr.field.create_signal(s0);
ir.inst fmt name.field name.connect(s1);
```

1.1.0.1 Multidimesional Signals

signal object name.set number of dimensions (numeric expression);


DESCRIPTION:

Sets the dimension number of a multi dimensional signal to *numeric_expression*. If the user does not declare *numeric_expression* dimensions in the signal, a compile time error occurs. !!add to warn/error doc

EXAMPLE:

small description of the example.

FIGURE 1.3 Multidimensional signals setup



```
CSL CODE:
```

```
csl_unit u{
   csl_signal sig1;
   u() {
      sig1.set_number_of_dimension(3);
   }
};
```

```
CSL CODE
   //AB
   csl_unit top, prod, cons;
```

```
prod.add signal(wire, x out);
   scope prod{
   //signal x out of unit prod is set to 4 dimensions
   //each dimension width is set
   x out.set_dim_width(0,3);
   x out.set dim width(1,4);
   x out.set dim width(2,2);
   x out.set dim width(3,get dim width(2));
   cons.add_signal(wire,y in);
   scope cons{
   //signal y in of unit cons is set to 3 dimensions; (4-1)
   y in.set dim_width(0,prod.x out.get_dim_width(0));
   y in.set_dim_width(1,prod.x out.get_dim_width(1));
   y in.set dim width(2,prod.x out.get dim width(2)+prod.x out.get dim wi
   dth(3)));
   top.add_instance(prod, prod0);
   top.add instance(cons, cons0);
   prod0.x out.connect(cons0.y in);
VERILOG CODE
   //AB + AV
   `define SIG1 DIM0 3
   `define SIG1 DIM1 4
   `define SIG1 DIM2 2
   `define SIG1 DIM3 2
   `define SIG1_DIM_MAX `SIG1_DIM0*`SIG1_DIM1*`SIG1_DIM2*`SIG1_DIM3
   `define SIG1 DIM MED `SIG1 DIM0*`SIG1 DIM1*`SIG1 DIM2
   `define SIG1 DIM MIN `SIG1 DIM0*`SIG1 DIM1
   `define SIG2 DIM0 3
   `define SIG2 DIM1 4
   `define SIG2 DIM2 4
   `define SIG2 DIM MAX `SIG2 DIM0*`SIG2 DIM1*`SIG2 DIM2
   `define SIG2 DIM MIN `SIG2 DIM0*`SIG2 DIM1
```

```
module top();
  wire [`SIG1 DIM MAX-1:0] trans;
  prod prod0(.x out(trans));
  cons cons0(.y in(trans));
endmodule
module prod(x out);
   output [`SIG1 DIM MAX-1:0] x out;
   wire [`SIG1 DIM MED-1:0] x0;
   wire [`SIG1_DIM_MED-1:0] x1;
   wire [`SIG1 DIM MIN-1:0] x0 0;
   wire [`SIG1 DIM MIN-1:0] x0 1 ;
   wire [`SIG1 DIM MIN-1:0] x1 0 ;
   wire [`SIG1 DIM MIN-1:0] x1 1;
   wire [`SIG1 DIM0 - 1 : 0] x000;
   wire [`SIG1 DIM0 - 1 : 0] x001;
   wire [`SIG1 DIM0 - 1 : 0] x002;
   wire [`SIG1 DIM0 - 1 : 0] x003;
   wire [`SIG1 DIM0 - 1 : 0] x010;
   wire [`SIG1 DIM0 - 1 : 0] x011;
   wire [`SIG1 DIM0 - 1 : 0] x012;
   wire [`SIG1 DIM0 - 1 : 0] x013;
   wire [`SIG1 DIM0 - 1 : 0] x100;
   wire [`SIG1 DIM0 - 1 : 0] x101;
   wire [`SIG1 DIM0 - 1 : 0] x102;
   wire [`SIG1 DIM0 - 1 : 0] x103;
   wire [`SIG1 DIM0 - 1 : 0] x110;
   wire [`SIG1 DIM0 - 1 : 0] x111;
   wire [`SIG1 DIM0 - 1 : 0] x112;
   wire [`SIG1 DIM0 - 1 : 0] x113;
   assign \times 0 0 = {\times 000, \times 001, \times 002, \times 003};
   assign \times 0 1 = {\times 010, \times 011, \times 012, \times 013};
   assign x1_0 = \{x100, x101, x102, x103\};
```

```
assign x1 1 = \{x110, x111, x112, x113\};
   assign x0 = \{x0_0, x0_1\};
   assign x1 = \{x1 \ 0, \ x1 \ 1\};
   assign x out = \{x0, x1\};
endmodule
module cons(y in);
   input [`SIG2_DIM_MAX-1:0] y_in;
  wire [`SIG2 DIM MIN-1:0] y0;
   wire [`SIG2 DIM MIN-1:0] y1;
  wire [`SIG2 DIM MIN-1:0] y2;
  wire [`SIG2 DIM MIN-1:0] y3;
  wire [`SIG1 DIM0 - 1 : 0] y000;
   wire [`SIG1 DIM0 - 1 : 0] y001;
   wire [`SIG1 DIM0 - 1 : 0] y002;
   wire [`SIG1 DIM0 - 1 : 0] y003;
  wire [`SIG1 DIM0 - 1 : 0] y010;
   wire [`SIG1 DIM0 - 1 : 0] y011;
   wire [`SIG1 DIM0 - 1 : 0] y012;
  wire [`SIG1 DIM0 - 1 : 0] y013;
   wire [`SIG1 DIM0 - 1 : 0] y100;
  wire [`SIG1 DIM0 - 1 : 0] y101;
   wire [`SIG1 DIM0 - 1 : 0] y102;
   wire [`SIG1 DIM0 - 1 : 0] y103;
   wire [`SIG1 DIM0 - 1 : 0] y110;
   wire [`SIG1 DIM0 - 1 : 0] y111;
  wire [`SIG1 DIM0 - 1 : 0] y112;
   wire [`SIG1 DIM0 - 1 : 0] y113;
   assign y0 = \{y000, y001, y002, y003\};
   assign y1 = \{y010, y011, y012, y013\};
   assign y2 = {y100, y101, y102, y103};
   assign y3 = \{y110, y111, y112, y113\};
```

endmodule

```
int signal_object_name.get_number_of_dimensions();
```

DESCRIPTION:

Sets the dimension number of a multi dimensional signal to *numeric_expression*. If the user does not declare *numeric_expression* dimensions in the signal, a compile time error occurs.


!!add to warn/error doc

EXAMPLE:

18

small description of the example.

FIGURE 1.4 Multidimensional signals setup



```
CSL CODE
    //AB
    csl_unit top, prod, cons;
    prod.add_signal(wire,x_out);
    scope prod{
        //signal x_out of unit prod is set to 4 dimensions
        x_out.set_number_of_dimensions(4);
        //each dimension width is set
        x_out.set_dim_width(0,3);
        x_out.set_dim_width(1,4);
        x_out.set_dim_width(2,2);
        x_out.set_dim_width(3,get_dim_width(2));
}
```

10/9/09 **Confidential** Copyright © 2007 Fastpath Logic, Inc. Copying in any form

```
cons.add signal(wire,y in);
   scope cons{
   /* signal y in of unit cons is set to 4-1=3 dimensions according to
    signal x out of unit prod; this way a dependency is created */
   y in.set dim width(0,prod.x out.get dim width(0));
   y in.set dim width(1,prod.x out.get dim width(1));
   y in.set dim width(2,prod.x out.get dim width(2)+prod.x out.get dim wi
   dth(3)));
   top.add instance(prod, prod0);
   top.add instance(cons, cons0);
   prod0.x out.connect(cons0.y in);
VERILOG CODE
   //AB + AV
   `define SIG1 DIM0 3
   `define SIG1 DIM1 4
   `define SIG1 DIM2 2
   `define SIG1 DIM3 2
   `define SIG1 DIM MAX `SIG1 DIM0*`SIG1 DIM1*`SIG1 DIM2*`SIG1 DIM3
   `define SIG1 DIM MED `SIG1 DIM0*`SIG1 DIM1*`SIG1 DIM2
   `define SIG1 DIM MIN `SIG1 DIM0*`SIG1 DIM1
   `define SIG2 DIM0 3
   `define SIG2 DIM1 4
   `define SIG2 DIM2 4
   `define SIG2_DIM_MAX `SIG2_DIM0*`SIG2_DIM1*`SIG2_DIM2
   `define SIG2 DIM MIN `SIG2 DIM0*`SIG2 DIM1
   module top();
     wire [`SIG1 DIM MAX-1:0] trans;
     prod prod0(.x out(trans));
     cons cons0(.y in(trans));
   endmodule
   module prod(x out);
      output [`SIG1 DIM MAX-1:0] x out;
```

```
wire [`SIG1 DIM MED-1:0] x0;
   wire [`SIG1 DIM MED-1:0] x1;
   wire [`SIG1 DIM MIN-1:0] x0 0 ;
   wire [`SIG1 DIM MIN-1:0] x0 1;
   wire [`SIG1 DIM MIN-1:0] x1 0 ;
   wire [`SIG1 DIM MIN-1:0] x1 1 ;
   wire [`SIG1 DIM0 - 1 : 0] x000;
   wire [`SIG1 DIM0 - 1 : 0] x001;
   wire [`SIG1 DIM0 - 1 : 0] x002;
   wire [`SIG1 DIM0 - 1 : 0] x003;
   wire [`SIG1 DIM0 - 1 : 0] x010;
   wire [`SIG1 DIM0 - 1 : 0] x011;
   wire [`SIG1 DIM0 - 1 : 0] x012;
   wire [`SIG1 DIM0 - 1 : 0] x013;
   wire [`SIG1 DIM0 - 1 : 0] x100;
   wire [`SIG1 DIM0 - 1 : 0] x101;
   wire [`SIG1 DIM0 - 1 : 0] x102;
   wire [`SIG1 DIM0 - 1 : 0] x103;
   wire [`SIG1 DIM0 - 1 : 0] x110;
   wire [`SIG1 DIM0 - 1 : 0] x111;
   wire [`SIG1 DIM0 - 1 : 0] x112;
   wire [`SIG1 DIM0 - 1 : 0] x113;
   assign x0 0 = \{x000, x001, x002, x003\};
   assign x0 1 = \{x010, x011, x012, x013\};
   assign x1 0 = \{x100, x101, x102, x103\};
   assign x1 1 = \{x110, x111, x112, x113\};
   assign x0 = \{x0 \ 0, x0 \ 1\};
   assign x1 = \{x1 \ 0, \ x1 \ 1\};
   assign x out = \{x0, x1\};
endmodule
module cons(y in);
```

endmodule

```
input [`SIG2_DIM_MAX-1:0] y_in;
wire [`SIG2 DIM MIN-1:0] y0;
wire [`SIG2 DIM MIN-1:0] y1;
wire [`SIG2 DIM MIN-1:0] y2;
wire [`SIG2 DIM MIN-1:0] y3;
wire [`SIG1 DIM0 - 1 : 0] y000;
wire [`SIG1 DIM0 - 1 : 0] y001;
wire [`SIG1 DIM0 - 1 : 0] y002;
wire [`SIG1 DIM0 - 1 : 0] y003;
wire [`SIG1 DIM0 - 1 : 0] y010;
wire [`SIG1 DIM0 - 1 : 0] y011;
wire [`SIG1 DIM0 - 1 : 0] y012;
wire [`SIG1 DIM0 - 1 : 0] y013;
wire [`SIG1 DIM0 - 1 : 0] y100;
wire [`SIG1 DIM0 - 1 : 0] y101;
wire [`SIG1 DIM0 - 1 : 0] y102;
wire [`SIG1 DIM0 - 1 : 0] y103;
wire [`SIG1 DIM0 - 1 : 0] y110;
wire [`SIG1 DIM0 - 1 : 0] y111;
wire [`SIG1 DIM0 - 1 : 0] y112;
wire [`SIG1 DIM0 - 1 : 0] y113;
assign y0 = \{y000, y001, y002, y003\};
assign y1 = \{y010, y011, y012, y013\};
assign y2 = {y100, y101, y102, y103};
assign y3 = {y110, y111, y112, y113};
assign y in = \{y0, y1, y2, y3\};
```

```
signal_object_name.set_dim_width(dimension_number,
numeric expression);
```


DESCRIPTION:

Sets the dimension *dimension_number* width of a multi dimensional signal to *numeric_expression*. If dimension *dimension_number* does not exist, the compiler will flag an error.

EXAMPLE:

A short example on connecting a 4 dimensional signal from a unit with a 3 dimensional signal from another unit is provided. Figure 1.5 shows the general layout of the mulidimensional signals (top) and the position in their corresponding units respectively (bottom).

FIGURE 1.5 Multidimensional signals setup



CSL CODE

```
//AB
//I can also define dimensions as constants like in the verilog
//example below but we need to agree on the declaration of constants
csl_unit top, prod, cons;
prod.add_signal(wire,x_out);
scope prod{
//signal x_out of unit prod is set to 4 dimensions
x_out.set_number_of_dimensions(4);
//each dimension width is set
```

```
cons.add_signal(wire,y in);
   scope cons{
   y in.set number of dimensions(3);
   //set dim width() method with get dim width() method
   top.add instance(prod, prod0);
   top.add instance(cons, cons0);
   prod0.x out.connect(cons0.y in);
VERILOG CODE
   //AB + AV
   `define SIG1 DIM0 3
   `define SIG1 DIM1 4
   `define SIG1 DIM2 2
   `define SIG1 DIM3 2
   `define SIG1 DIM MAX `SIG1 DIM0*`SIG1 DIM1*`SIG1 DIM2*`SIG1 DIM3
   `define SIG1 DIM MED `SIG1 DIM0*`SIG1 DIM1*`SIG1 DIM2
   `define SIG1_DIM_MIN `SIG1_DIM0*`SIG1_DIM1
   `define SIG2 DIM0 3
   `define SIG2 DIM1 4
   `define SIG2 DIM2 4
   `define SIG2 DIM MAX `SIG2 DIM0*`SIG2 DIM1*`SIG2 DIM2
   `define SIG2 DIM MIN `SIG2 DIM0*`SIG2 DIM1
   module top();
     wire [`SIG1 DIM MAX-1:0] trans;
     prod prod0(.x out(trans));
     cons cons0(.y in(trans));
   endmodule
```

```
module prod(x out);
   output [`SIG1 DIM MAX-1:0] x out;
   wire [`SIG1 DIM MED-1:0] x0;
   wire [`SIG1 DIM MED-1:0] x1;
   wire [`SIG1 DIM MIN-1:0] x0 0 ;
   wire [`SIG1 DIM MIN-1:0] x0 1;
   wire [`SIG1 DIM MIN-1:0] x1 0 ;
   wire [`SIG1 DIM MIN-1:0] x1 1 ;
   wire [`SIG1 DIM0 - 1 : 0] x000;
   wire [`SIG1 DIM0 - 1 : 0] x001;
   wire [`SIG1 DIM0 - 1 : 0] x002;
   wire [`SIG1_DIM0 - 1 : 0] x003;
   wire [`SIG1 DIM0 - 1 : 0] x010;
   wire [`SIG1 DIM0 - 1 : 0] x011;
   wire [`SIG1 DIM0 - 1 : 0] x012;
   wire [`SIG1 DIM0 - 1 : 0] x013;
  wire [`SIG1 DIM0 - 1 : 0] x100;
   wire [`SIG1 DIM0 - 1 : 0] x101;
   wire [`SIG1 DIM0 - 1 : 0] x102;
  wire [`SIG1 DIM0 - 1 : 0] x103;
   wire [`SIG1 DIM0 - 1 : 0] x110;
  wire [`SIG1 DIM0 - 1 : 0] x111;
   wire [`SIG1 DIM0 - 1 : 0] x112;
   wire [`SIG1 DIM0 - 1 : 0] x113;
   assign x0 0 = \{x000, x001, x002, x003\};
   assign x0 1 = \{x010, x011, x012, x013\};
   assign x1 0 = \{x100, x101, x102, x103\};
   assign x1 1 = \{x110, x111, x112, x113\};
   assign x0 = \{x0_0, x0_1\};
   assign x1 = \{x1 \ 0, \ x1 \ 1\};
   assign x out = \{x0, x1\};
```

24

endmodule

```
module cons(y in);
   input [`SIG2 DIM MAX-1:0] y in;
   wire [`SIG2 DIM MIN-1:0] y0;
   wire [`SIG2 DIM MIN-1:0] y1;
   wire [`SIG2 DIM MIN-1:0] y2;
   wire [`SIG2 DIM MIN-1:0] y3;
   wire [`SIG1 DIM0 - 1 : 0] y000;
   wire [`SIG1 DIM0 - 1 : 0] y001;
   wire [`SIG1 DIM0 - 1 : 0] y002;
   wire [`SIG1 DIM0 - 1 : 0] y003;
  wire [`SIG1 DIM0 - 1 : 0] y010;
   wire [`SIG1 DIM0 - 1 : 0] y011;
   wire [`SIG1 DIM0 - 1 : 0] y012;
  wire [`SIG1 DIM0 - 1 : 0] y013;
   wire [`SIG1_DIM0 - 1 : 0] y100;
   wire [`SIG1 DIM0 - 1 : 0] y101;
   wire [`SIG1 DIM0 - 1 : 0] y102;
   wire [`SIG1 DIM0 - 1 : 0] y103;
  wire [`SIG1 DIM0 - 1 : 0] y110;
   wire [`SIG1 DIM0 - 1 : 0] y111;
   wire [`SIG1 DIM0 - 1 : 0] y112;
   wire [`SIG1 DIM0 - 1 : 0] y113;
   assign y0 = \{y000, y001, y002, y003\};
   assign y1 = \{y010, y011, y012, y013\};
   assign y2 = {y100, y101, y102, y103};
   assign y3 = {y110, y111, y112, y113};
   assign y_{in} = \{y0, y1, y2, y3\};
```

endmodule

int signal_object_name.get_dim_width(dimension_number);


DESCRIPTION:

Returns the dimension number dimension width of a multi dimensional signal.

EXAMPLE:

Following the example from the set_dim_width() method, the usage of get_dim_width() becomes intuitive.

FIGURE 1.6 Multidimensional signals setup



```
CSL CODE
    //AB
    csl_unit top, prod, cons;
prod.add_signal(wire,x_out);
scope prod{
    //signal x_out of unit prod is set to 4 dimensions
    x_out.set_number_of_dimensions(4);
    //each dimension width is set
    x_out.set_dim_width(0,3);
    x_out.set_dim_width(1,4);
    x_out.set_dim_width(2,2);
    //the dimension is set using the values from another dimension
```

```
cons.add_signal(wire,y in);
   scope cons{
   y in.set number of dimensions(3);
   //set dim width() method with get dim width() method
   top.add instance(prod, prod0);
   top.add instance(cons, cons0);
   prod0.x out.connect(cons0.y in);
VERILOG CODE
   //AB + AV
   `define SIG1 DIM0 3
   `define SIG1 DIM1 4
   `define SIG1 DIM2 2
   `define SIG1 DIM3 2
   `define SIG1 DIM MAX `SIG1 DIM0*`SIG1 DIM1*`SIG1 DIM2*`SIG1 DIM3
   `define SIG1 DIM MED `SIG1 DIM0*`SIG1 DIM1*`SIG1 DIM2
   `define SIG1 DIM_MIN `SIG1_DIM0*`SIG1_DIM1
   `define SIG2 DIM0 3
   `define SIG2 DIM1 4
   `define SIG2 DIM2 4
   `define SIG2 DIM MAX `SIG2 DIM0*`SIG2 DIM1*`SIG2 DIM2
   `define SIG2 DIM MIN `SIG2 DIM0*`SIG2 DIM1
   module top();
     wire [`SIG1 DIM MAX-1:0] trans;
     prod prod0(.x out(trans));
     cons cons0(.y in(trans));
   endmodule
   module prod(x out);
      output [`SIG1 DIM MAX-1:0] x out;
      wire [`SIG1 DIM MED-1:0] x0;
```

```
wire [`SIG1 DIM MED-1:0] x1;
   wire [`SIG1 DIM MIN-1:0] x0 0 ;
   wire [`SIG1 DIM MIN-1:0] x0 1 ;
   wire [`SIG1 DIM MIN-1:0] x1 0 ;
   wire [`SIG1 DIM MIN-1:0] x1 1 ;
   wire [`SIG1 DIM0 - 1 : 0] x000;
   wire [`SIG1 DIM0 - 1 : 0] x001;
   wire [`SIG1 DIM0 - 1 : 0] x002;
   wire [`SIG1 DIM0 - 1 : 0] x003;
   wire [`SIG1 DIM0 - 1 : 0] x010;
   wire [`SIG1 DIM0 - 1 : 0] x011;
   wire [`SIG1 DIM0 - 1 : 0] x012;
   wire [`SIG1 DIM0 - 1 : 0] x013;
   wire [`SIG1 DIM0 - 1 : 0] x100;
   wire [`SIG1 DIM0 - 1 : 0] x101;
   wire [`SIG1 DIM0 - 1 : 0] x102;
   wire [`SIG1 DIM0 - 1 : 0] x103;
   wire [`SIG1 DIM0 - 1 : 0] x110;
   wire [`SIG1 DIM0 - 1 : 0] x111;
   wire [`SIG1 DIM0 - 1 : 0] x112;
   wire [`SIG1 DIM0 - 1 : 0] x113;
   assign x0 0 = \{x000, x001, x002, x003\};
   assign x0 1 = \{x010, x011, x012, x013\};
   assign x1 0 = \{x100, x101, x102, x103\};
   assign x1 1 = \{x110, x111, x112, x113\};
   assign x0 = \{x0 \ 0, x0 \ 1\};
   assign x1 = \{x1 \ 0, \ x1 \ 1\};
   assign x out = \{x0, x1\};
endmodule
module cons(y in);
   input [`SIG2 DIM MAX-1:0] y in;
```

endmodule

```
wire [`SIG2 DIM MIN-1:0] y0;
wire [`SIG2 DIM MIN-1:0] y1;
wire [`SIG2 DIM MIN-1:0] y2;
wire [`SIG2 DIM MIN-1:0] y3;
wire [`SIG1 DIM0 - 1 : 0] y000;
wire [`SIG1 DIM0 - 1 : 0] y001;
wire [`SIG1 DIM0 - 1 : 0] y002;
wire [`SIG1 DIM0 - 1 : 0] y003;
wire [`SIG1 DIM0 - 1 : 0] y010;
wire [`SIG1 DIM0 - 1 : 0] y011;
wire [`SIG1 DIM0 - 1 : 0] y012;
wire [`SIG1 DIM0 - 1 : 0] y013;
wire [`SIG1 DIM0 - 1 : 0] y100;
wire [`SIG1 DIM0 - 1 : 0] y101;
wire [`SIG1 DIM0 - 1 : 0] y102;
wire [`SIG1 DIM0 - 1 : 0] y103;
wire [`SIG1 DIM0 - 1 : 0] y110;
wire [`SIG1 DIM0 - 1 : 0] y111;
wire [`SIG1 DIM0 - 1 : 0] y112;
wire [`SIG1_DIM0 - 1 : 0] y113;
assign y0 = \{y000, y001, y002, y003\};
assign y1 = {y010, y011, y012, y013};
assign y2 = {y100, y101, y102, y103};
assign y3 = \{y110, y111, y112, y113\};
assign y in = \{y0, y1, y2, y3\};
```

signal_object_name.set_dim_bitrange(dimension_number,bitrange_obje
ct name);


DESCRIPTION:

Set the bitrange for the single dimension *dimension_number* of a multi dimensional signal. If the signal is not multidimensional then a compile time error is generated.

EXAMPLE:

An example of a 4 dimensional signal is shown below. The signal is $4 \times 3 \times 2 \times 2$ or $[3:0] \times [2:0] \times [1:0] \times [1:0]$

FIGURE 1.7 Multidimensional signals setup



```
CSL CODE
    //AB
    csl_unit top, prod, cons;
    prod.add_signal(wire,x_out);
    scope prod{
        //signal x_out of unit prod is set to 4 dimensions
        x_out.set_number_of_dimensions(4);
        //declaring some bitranges to use with each dimension
        csl_bitrange br1(3); //this is equivalent to [2:0]
        csl_bitrange br3(2);
        //each dimension bitrange is set
```

```
cons.add_signal(wire,y in);
   scope cons{
   y in.set number of dimensions(3);
   //set dim bitrange() used along with get dim bitrange()
   top.add instance(prod, prod0);
   top.add instance(cons, cons0);
   prod0.x_out.connect(cons0.y_in);
VERILOG CODE
   //AB + AV
   //set the bitrange to 2:0 (or width to 3)
   `define SIG1 DIM0 BRUP 2
   `define SIG1 DIM0 BRLOW 0
   //set the bitrange to 3:0 (or width to 4)
   `define SIG1 DIM1 BRUP 3
   `define SIG1 DIM1 BRLOW 0
   //set the bitrange to 1:0 (or width to 2)
   `define SIG1 DIM2 BRUP 1
   `define SIG1 DIM2 BRLOW 0
   //set the bitrange to 1:0 (or width to 2)
   `define SIG1 DIM3 BRUP 1
    `define SIG1 DIM3 BRLOW 0
   `define SIG1 DIM MAX (`SIG1 DIM0 BRUP-
   `SIG1 DIM0 BRLOW+1)*(`SIG1 DIM1 BRUP-
   `SIG1 DIM1 BRLOW+1)*(`SIG1 DIM2 BRUP-
   `SIG1 DIM2 BRLOW+1)*(`SIG1 DIM3 BRUP-`SIG1 DIM3 BRLOW+1)
```

```
`define SIG1 DIM MED (`SIG1 DIM0 BRUP-
`SIG1 DIM0 BRLOW+1)*(`SIG1 DIM1 BRUP-
`SIG1 DIM1 BRLOW+1)*(`SIG1 DIM2 BRUP-`SIG1 DIM2 BRLOW+1)
`define SIG1 DIM MIN (`SIG1 DIM0 BRUP-
`SIG1 DIM0 BRLOW+1) * (`SIG1_DIM1_BRUP-`SIG1_DIM1_BRLOW+1)
`define SIG1 DIM (`SIG1 DIM0 BRUP-`SIG1 DIM0 BRLOW)
//set the bitrange to 2:0 (or width to 3)
`define SIG2 DIM0 BRUP 2
`define SIG2 DIM0 BRLOW 0
//set the bitrange to 3:0 (or width to 4)
`define SIG2 DIM1 BRUP 3
`define SIG2 DIM1 BRLOW 0
//set the bitrange to 3:0 (or width to 4)
`define SIG2 DIM2 BRUP 3
`define SIG2 DIM2 BRLOW 0
`define SIG2 DIM MAX (`SIG2 DIM0 BRUP-
`SIG2 DIM0 BRLOW+1)*(`SIG2 DIM1 BRUP-
`SIG2 DIM1 BRLOW+1) *(`SIG2_DIM2_BRUP-`SIG2_DIM2_BRLOW+1)
`define SIG2 DIM MIN (`SIG2 DIM0 BRUP-
`SIG2_DIM0_BRLOW+1) *(`SIG2_DIM1_BRUP-`SIG2_DIM1_BRLOW+1)
`define SIG2 DIM (`SIG2 DIM0 BRUP-`SIG2 DIM0 BRLOW)
module top();
 wire [`SIG1 DIM MAX-1:0] trans;
 prod prod0(.x out(trans));
 cons cons0(.y in(trans));
endmodule
module prod(x out);
   output [`SIG1 DIM MAX-1:0] x out;
   wire [`SIG1 DIM MED-1:0] x0;
   wire [`SIG1 DIM MED-1:0] x1;
   wire [`SIG1_DIM_MIN-1:0] x0_0;
   wire [`SIG1 DIM MIN-1:0] x0 1;
```

```
wire [`SIG1 DIM MIN-1:0] x1_0;
   wire [`SIG1 DIM MIN-1:0] x1 1;
   wire [`SIG1 DIM : 0] x000;
   wire [`SIG1 DIM : 0] x001;
   wire [`SIG1 DIM : 0] x002;
   wire [`SIG1 DIM : 0] x003;
   wire [`SIG1 DIM : 0] x010;
   wire [`SIG1 DIM : 0] x011;
   wire [`SIG1 DIM : 0] x012;
   wire [`SIG1 DIM : 0] x013;
   wire [`SIG1 DIM : 0] x100;
   wire [`SIG1 DIM : 0] x101;
   wire [`SIG1 DIM : 0] x102;
   wire [`SIG1 DIM : 0] x103;
   wire [`SIG1_DIM : 0] x110;
   wire [`SIG1 DIM : 0] x111;
   wire [`SIG1 DIM : 0] x112;
   wire [`SIG1 DIM : 0] x113;
   assign x0 0 = \{x000, x001, x002, x003\};
   assign x0 1 = \{x010, x011, x012, x013\};
   assign \times 1 \ 0 = \{ \times 100, \times 101, \times 102, \times 103 \};
   assign x1 1 = \{x110, x111, x112, x113\};
   assign x out = \{x0, x1\};
endmodule
module cons(y in);
input [`SIG2 DIM MAX-1:0] y in;
wire [`SIG2 DIM MIN-1:0] y0;
wire [`SIG2 DIM MIN-1:0] y1;
wire [`SIG2 DIM MIN-1:0] y2;
wire [`SIG2 DIM MIN-1:0] y3;
wire [`SIG2 DIM : 0] y000;
```

```
wire [`SIG2 DIM : 0] y001;
wire [`SIG2 DIM : 0] y002;
wire [`SIG2 DIM : 0] y003;
wire [`SIG2 DIM : 0] y010;
wire [`SIG2 DIM : 0] y011;
wire [`SIG2 DIM : 0] y012;
wire [`SIG2 DIM : 0] y013;
wire [`SIG2 DIM : 0] y100;
wire [`SIG2 DIM : 0] y101;
wire [`SIG2 DIM : 0] y102;
wire [`SIG2_DIM : 0] y103;
wire [`SIG2 DIM : 0] y110;
wire [`SIG2 DIM : 0] y111;
wire [`SIG2 DIM : 0] y112;
wire [`SIG2 DIM : 0] y113;
assign y0 = \{y000, y001, y002, y003\};
assign y1 = {y010, y011, y012, y013};
assign y2 = {y100, y101, y102, y103};
assign y3 = \{y110, y111, y112, y113\};
assign y in = \{y0, y1, y2, y3\};
endmodule
```

```
bitrange_object
signal_object_name.get_dim_bitrange(dimension_number);
```


DESCRIPTION:

Returns the bitrange for the single dimension *dimension_number* of a multi dimensional signal. If the signal is not multidimensional then a compile time error is generated.

EXAMPLE:

small description of the example.

FIGURE 1.8 Multidimensional signals setup



```
CSL CODE
    //AB
    csl_unit top, prod, cons;
    prod.add_signal(wire,x_out);
    scope prod{
        //signal x_out of unit prod is set to 4 dimensions
        x_out.set_number_of_dimensions(4);
        //declaring some bitranges to use with each dimension
        csl_bitrange br1(3); //this is equivalent to [2:0]
        csl_bitrange br3(2);
        //each dimension bitrange is set
```

```
x out.set dim bitrange(0,br1);
   x out.set dim bitrange(1,br2);
   x out.set dim bitrange(2,br3);
   //get dim bitrange() used to set a bitrange
   cons.add_signal(wire,y_in);
   scope cons{
   y in.set number of dimensions(3);
   //set dim bitrange() used along with get dim bitrange()
   top.add instance(prod, prod0);
   top.add_instance(cons, cons0);
   prod0.x out.connect(cons0.y in);
VERILOG CODE
   //AB + AV
   //for signals in unit prod
   //set the bitrange to 2:0 (or width to 3)
   `define SIG1 DIM0 BRUP 2
   `define SIG1 DIM0 BRLOW 0
   //set the bitrange to 3:0 (or width to 4)
   `define SIG1 DIM1 BRUP 3
   `define SIG1 DIM1 BRLOW 0
   //set the bitrange to 1:0 (or width to 2)
   `define SIG1 DIM2 BRUP 1
   `define SIG1 DIM2 BRLOW 0
   //set the bitrange to 1:0 (or width to 2)
   `define SIG1 DIM3 BRUP 1
   `define SIG1 DIM3 BRLOW 0
   `define SIG1 DIM MAX (`SIG1 DIM0 BRUP-
   `SIG1 DIM0 BRLOW+1)*(`SIG1 DIM1 BRUP-
```

```
`SIG1 DIM1 BRLOW+1)*(`SIG1 DIM2 BRUP-
`SIG1 DIM2 BRLOW+1)*(`SIG1 DIM3 BRUP-`SIG1 DIM3 BRLOW+1)
`define SIG1 DIM MED (`SIG1 DIM0 BRUP-
`SIG1 DIM0 BRLOW+1) * (`SIG1 DIM1 BRUP-
`SIG1 DIM1 BRLOW+1)*(`SIG1 DIM2 BRUP-`SIG1 DIM2 BRLOW+1)
`define SIG1 DIM MIN (`SIG1 DIM0 BRUP-
`SIG1 DIM0 BRLOW+1)*(`SIG1 DIM1 BRUP-`SIG1 DIM1 BRLOW+1)
`define SIG1 DIM (`SIG1 DIM0 BRUP-`SIG1 DIM0 BRLOW)
//for signals in unit cons
//set the bitrange to 2:0 (or width to 3)
`define SIG2 DIM0 BRUP 2
`define SIG2 DIM0 BRLOW 0
//set the bitrange to 3:0 (or width to 4)
`define SIG2 DIM1 BRUP 3
`define SIG2 DIM1 BRLOW 0
//set the bitrange to 3:0 (or width to 4)
`define SIG2 DIM2 BRUP 3
`define SIG2 DIM2 BRLOW 0
`define SIG2 DIM MAX (`SIG2 DIM0 BRUP-
`SIG2 DIM0 BRLOW+1) * (`SIG2 DIM1 BRUP-
`SIG2 DIM1 BRLOW+1)*(`SIG2 DIM2 BRUP-`SIG2 DIM2 BRLOW+1)
`define SIG2 DIM MIN (`SIG2 DIM0 BRUP-
`SIG2 DIM0 BRLOW+1)*(`SIG2 DIM1 BRUP-`SIG2 DIM1 BRLOW+1)
`define SIG2 DIM (`SIG2 DIM0 BRUP-`SIG2 DIM0 BRLOW)
module top();
 wire [`SIG1 DIM MAX-1:0] trans;
prod prod0(.x out(trans));
 cons cons0(.y in(trans));
endmodule
module prod(x out);
   output [`SIG1 DIM MAX-1:0] x out;
   wire [`SIG1 DIM MED-1:0] x0;
   wire [`SIG1 DIM MED-1:0] x1;
```

```
wire [`SIG1 DIM MIN-1:0] x0 0;
   wire [`SIG1 DIM MIN-1:0] x0 1;
   wire [`SIG1 DIM MIN-1:0] x1 0;
   wire [`SIG1 DIM MIN-1:0] x1 1;
   wire [`SIG1 DIM : 0] x000;
   wire [`SIG1 DIM : 0] x001;
   wire [`SIG1 DIM : 0] x002;
   wire [`SIG1 DIM : 0] x003;
   wire [`SIG1 DIM : 0] x010;
   wire [`SIG1 DIM : 0] x011;
   wire [`SIG1 DIM : 0] x012;
   wire [`SIG1_DIM : 0] x013;
   wire [`SIG1 DIM : 0] x100;
   wire [`SIG1 DIM : 0] x101;
   wire [`SIG1 DIM : 0] x102;
   wire [`SIG1 DIM : 0] x103;
   wire [`SIG1 DIM : 0] x110;
   wire [`SIG1 DIM : 0] x111;
   wire [`SIG1 DIM : 0] x112;
   wire [`SIG1 DIM : 0] x113;
   assign x0 0 = \{x000, x001, x002, x003\};
   assign x0 1 = \{x010, x011, x012, x013\};
   assign x1 0 = \{x100, x101, x102, x103\};
   assign x1 1 = \{x110, x111, x112, x113\};
   assign x out = \{x0, x1\};
endmodule
module cons(y in);
input [`SIG2 DIM MAX-1:0] y in;
wire [`SIG2 DIM MIN-1:0] y0;
wire [`SIG2 DIM MIN-1:0] y1;
wire [`SIG2 DIM MIN-1:0] y2;
```

```
wire [`SIG2 DIM MIN-1:0] y3;
wire [`SIG2 DIM : 0] y000;
wire [`SIG2 DIM : 0] y001;
wire [`SIG2 DIM : 0] y002;
wire [`SIG2 DIM : 0] y003;
wire [`SIG2 DIM : 0] y010;
wire [`SIG2 DIM : 0] y011;
wire [`SIG2 DIM : 0] y012;
wire [`SIG2 DIM : 0] y013;
wire [`SIG2 DIM : 0] y100;
wire [`SIG2 DIM : 0] y101;
wire [`SIG2 DIM : 0] y102;
wire [`SIG2 DIM : 0] y103;
wire [`SIG2 DIM : 0] y110;
wire [`SIG2 DIM : 0] y111;
wire [`SIG2 DIM : 0] y112;
wire [`SIG2 DIM : 0] y113;
assign y0 = {y000, y001, y002, y003};
assign y1 = \{y010, y011, y012, y013\};
assign y2 = {y100, y101, y102, y103};
assign y3 = {y110, y111, y112, y113};
assign y in = \{y0, y1, y2, y3\};
endmodule
```

10/9/09 39

signal_object_name.set_dim_range(dimension_number, upper_limit,
lower limit);


DESCRIPTION:

Set the range for the dimension dimension_number of signal_object_name using the upper_limit and lower_limit delimiters. This method does not have a corresponding get() method

EXAMPLE:

Similar to the bitrange command, except that in CSL the bitrange methods operate on objects with objects, while the range methods operate on objects with parameters

FIGURE 1.9 Multidimensional signals setup



```
CSL CODE
    //AB
    csl_unit top, prod, cons;
    prod.add_signal(wire,x_out);
    scope prod{
    //signal x_out of unit prod is set to 4 dimensions
    x_out.set_number_of_dimensions(4);
    //each dimension range is set
```

41

```
cons.add_signal(wire,y in);
   scope cons{
   y in.set number of dimensions(3);
   //using a set method with a get method
   top.add_instance(prod, prod0);
   top.add instance(cons, cons0);
   prod0.x out.connect(cons0.y in);
VERILOG CODE
   //AB + AV
   `define SIG1 DIM0 BRUP 2
   `define SIG1 DIMO BRLOW 0 //set the bitrange to 2:0 (or width to 3)
   `define SIG1 DIM1 BRUP 3
   `define SIG1 DIM1 BRLOW 0 //set the bitrange to 3:0 (or width to 4)
   `define SIG1 DIM2 BRUP 1
   `define SIG1 DIM2 BRLOW 0 //set the bitrange to 1:0 (or width to 2)
   `define SIG1 DIM3 BRUP 1
   `define SIG1 DIM3_BRLOW 0 //set the bitrange to 1:0 (or width to 2)
   `define SIG1 DIM MAX (`SIG1 DIM0 BRUP-
   `SIG1 DIM0 BRLOW+1)*(`SIG1 DIM1 BRUP-
   `SIG1 DIM1 BRLOW+1) * (`SIG1 DIM2 BRUP-
   `SIG1 DIM2 BRLOW+1)*(`SIG1 DIM3 BRUP-`SIG1 DIM3 BRLOW+1)
   `define SIG1 DIM MED (`SIG1 DIM0 BRUP-
   `SIG1 DIM0 BRLOW+1)*(`SIG1 DIM1 BRUP-
   `SIG1_DIM1_BRLOW+1)*(`SIG1_DIM2_BRUP-`SIG1_DIM2_BRLOW+1)
   `define SIG1 DIM MIN (`SIG1 DIM0 BRUP-
   `SIG1 DIM0 BRLOW+1)*(`SIG1 DIM1 BRUP-`SIG1 DIM1 BRLOW+1)
   `define SIG1 DIM (`SIG1 DIM0 BRUP-`SIG1 DIM0 BRLOW)
```

```
`define SIG2 DIM0 BRUP 2
`define SIG2 DIMO BRLOW 0 //set the bitrange to 2:0 (or width to 3)
`define SIG2 DIM1 BRUP 3
`define SIG2 DIM1 BRLOW 0 //set the bitrange to 3:0 (or width to 4)
`define SIG2 DIM2 BRUP 3
`define SIG2 DIM2 BRLOW 0 //set the bitrange to 3:0 (or width to 4)
`define SIG2 DIM MAX (`SIG2 DIM0 BRUP-
`SIG2 DIM0 BRLOW+1)*(`SIG2 DIM1 BRUP-
`SIG2 DIM1 BRLOW+1)*(`SIG2 DIM2 BRUP-`SIG2 DIM2 BRLOW+1)
`define SIG2 DIM MIN (`SIG2 DIM0 BRUP-
`SIG2 DIM0 BRLOW+1)*(`SIG2 DIM1 BRUP-`SIG2 DIM1 BRLOW+1)
`define SIG2 DIM (`SIG2 DIM0 BRUP-`SIG2 DIM0 BRLOW)
module top();
 wire [`SIG1 DIM MAX-1:0] trans;
prod prod0(.x out(trans));
cons cons0(.y in(trans));
endmodule
module prod(x out);
   output [`SIG1 DIM MAX-1:0] x out;
   wire [`SIG1 DIM MED-1:0] x0;
   wire [`SIG1 DIM MED-1:0] x1;
  wire [`SIG1 DIM MIN-1:0] x0 0;
   wire [`SIG1 DIM MIN-1:0] x0 1;
   wire [`SIG1 DIM MIN-1:0] x1 0;
   wire [`SIG1 DIM MIN-1:0] x1 1;
   wire [`SIG1 DIM : 0] x000;
   wire [`SIG1 DIM : 0] x001;
   wire [`SIG1 DIM : 0] x002;
   wire [`SIG1 DIM : 0] x003;
   wire [`SIG1 DIM : 0] x010;
   wire [`SIG1 DIM : 0] x011;
```

43

```
wire [`SIG1 DIM : 0] x012;
   wire [`SIG1 DIM : 0] x013;
   wire [`SIG1 DIM : 0] x100;
   wire [`SIG1 DIM : 0] x101;
   wire [`SIG1 DIM : 0] x102;
   wire [`SIG1 DIM : 0] x103;
   wire [`SIG1 DIM : 0] x110;
   wire [`SIG1 DIM : 0] x111;
   wire [`SIG1 DIM : 0] x112;
   wire [`SIG1 DIM : 0] x113;
   assign x0 0 = \{x000, x001, x002, x003\};
   assign x0 1 = \{x010, x011, x012, x013\};
   assign x1 0 = \{x100, x101, x102, x103\};
   assign x1 1 = \{x110, x111, x112, x113\};
   assign x out = \{x0, x1\};
endmodule
module cons(y in);
input [`SIG2 DIM MAX-1:0] y in;
wire [`SIG2 DIM MIN-1:0] y0;
wire [`SIG2 DIM MIN-1:0] y1;
wire [`SIG2 DIM MIN-1:0] y2;
wire [`SIG2 DIM MIN-1:0] y3;
wire [`SIG2 DIM : 0] y000;
wire [`SIG2 DIM : 0] y001;
wire [`SIG2 DIM : 0] y002;
wire [`SIG2 DIM : 0] y003;
wire [`SIG2 DIM : 0] y010;
wire [`SIG2 DIM : 0] y011;
wire [`SIG2 DIM : 0] y012;
wire [`SIG2 DIM : 0] y013;
wire [`SIG2_DIM : 0] y100;
```

```
wire [`SIG2_DIM : 0] y101;
wire [`SIG2_DIM : 0] y102;
wire [`SIG2_DIM : 0] y103;

wire [`SIG2_DIM : 0] y110;
wire [`SIG2_DIM : 0] y111;
wire [`SIG2_DIM : 0] y112;
wire [`SIG2_DIM : 0] y113;

assign y0 = {y000, y001, y002, y003};
assign y1 = {y010, y011, y012, y013};
assign y2 = {y100, y101, y102, y103};
assign y3 = {y110, y111, y112, y113};

assign y = {y0, y1, y2, y3};
endmodule
```

44


```
int signal_object_name.get_dim_lower_index(dimension_number);
DESCRIPTION:
```

Returns the lower index value of the dimension dimension_number for a multidimensional signal.

EXAMPLE:

small description of the example.

FIGURE 1.10 Multidimensional signals setup



```
CSL CODE
    //AB
    csl_unit top, prod, cons;
    prod.add_signal(wire,x_out);
    scope prod{
        //signal x_out of unit prod is set to 4 dimensions
        x_out.set_number_of_dimensions(4);
        //for each dimension the lower index is set
        x_out.set_dim_lower_index(0,0);
        x_out.set_dim_lower_index(0,2);
        x_out.set_dim_lower_index(1,0);
        x_out.set_dim_upper_index(1,3);
        x_out.set_dim_upper_index(2,0);
```

x out.set_dim_upper_index(2,1);

```
//using the get() method for objects in the same scope
   x out.set dim upper index(3,get dim upper index(2));
   cons.add_signal(wire,y in);
   scope cons{
   y in.set number of dimensions(3);
   //using the get() method for objects in different scopes
   y in.set dim upper index(0,prod.x out.get dim upper index(0));
   y in.set dim upper index(1,prod.x out.get dim upper index(1));
   top.add instance(prod, prod0);
   top.add instance(cons, cons0);
   prod0.x out.connect(cons0.y in);
VERILOG CODE
   //AB + AV
   `define SIG1 DIM0 UPIDX 2
   `define SIG1 DIM0 LOWIDX 0
   //set the lower index to 0
   `define SIG1 DIM1 UPIDX 3
   `define SIG1 DIM1 LOWIDX 0
   //\mathrm{set} the lower index to 0
   `define SIG1 DIM2 UPIDX 1
   `define SIG1_DIM2_LOWIDX 0
   //set the lower index to 0
   `define SIG1 DIM3 UPIDX 1
   `define SIG1 DIM3 LOWIDX 0
   //set the lower index to 0
   `define SIG1 DIM MAX (`SIG1 DIM0 UPIDX-
   `SIG1 DIM0 LOWIDX+1)*(`SIG1 DIM1 UPIDX-
```

47

```
`SIG1 DIM1 LOWIDX+1)*(`SIG1 DIM2 UPIDX-
`SIG1 DIM2 LOWIDX+1)*(`SIG1 DIM3 UPIDX-`SIG1 DIM3 LOWIDX+1)
`define SIG1 DIM MED (`SIG1 DIM0 UPIDX-
`SIG1 DIM0 LOWIDX+1)*(`SIG1 DIM1 UPIDX-
`SIG1 DIM1 LOWIDX+1)*(`SIG1 DIM2 UPIDX-`SIG1 DIM2 LOWIDX+1)
`define SIG1 DIM MIN (`SIG1 DIMO UPIDX-
`SIG1 DIM0 LOWIDX+1)*(`SIG1 DIM1 UPIDX-`SIG1 DIM1 LOWIDX+1)
`define SIG1 DIM `SIG1 DIM0 UPIDX-`SIG1 DIM0 LOWIDX
`define SIG2 DIM0 UPIDX 2
`define SIG2 DIM0 LOWIDX 0
//set the lower index to 0
`define SIG2 DIM1 UPIDX 3
`define SIG2 DIM1 LOWIDX 0
//set the lower index to 0
`define SIG2 DIM2 UPIDX 3
`define SIG2 DIM2 LOWIDX 0
//set the lower index to 0
`define SIG2 DIM MAX (`SIG2 DIM0 UPIDX-
`SIG2 DIM0 LOWIDX+1) * (`SIG2 DIM1 UPIDX-
`SIG2 DIM1 LOWIDX+1)*(`SIG2 DIM2 UPIDX-`SIG2 DIM2 LOWIDX+1)
`define SIG2 DIM MIN (`SIG2 DIM0 UPIDX-
`SIG2 DIM0 LOWIDX+1)*(`SIG2 DIM1 UPIDX-`SIG2 DIM1 LOWIDX+1)
`define SIG2 DIM `SIG1 DIMO UPIDX-`SIG1 DIMO LOWIDX
module top();
wire [`SIG1 DIM MAX-1:0] trans;
prod prod0(.x out(trans));
cons cons0(.y in(trans));
endmodule
module prod(x out);
   output [`SIG1 DIM MAX-1:0] x out;
  wire [`SIG1 DIM MED-1:0] x0;
   wire [`SIG1 DIM MED-1:0] x1;
```

10/9/09

Confidential Copyright © 2007 Fastnath Logic Inc. Copying in any form

```
wire [ SIG1 DIM MIN-1:0] x0 0;
   wire [ SIG1 DIM MIN-1:0] x0 1;
   wire [ ` SIG1_DIM_MIN-1:0] x1_0;
   wire [ SIG1 DIM MIN-1:0] x1 1;
   wire [`SIG1 DIM : 0] x000;
   wire [`SIG1 DIM : 0] x001;
   wire [`SIG1 DIM : 0] x002;
   wire [`SIG1 DIM : 0] x003;
   wire [`SIG1 DIM : 0] x010;
   wire [`SIG1 DIM : 0] x011;
   wire [`SIG1 DIM : 0] x012;
   wire [`SIG1 DIM : 0] x013;
   wire [`SIG1 DIM : 0] x100;
   wire [`SIG1 DIM : 0] x101;
   wire [`SIG1 DIM : 0] x102;
   wire [`SIG1 DIM : 0] x103;
   wire [`SIG1 DIM : 0] x110;
   wire [`SIG1 DIM : 0] x111;
   wire [`SIG1 DIM : 0] x112;
   wire [`SIG1 DIM : 0] x113;
assign x0 0 = \{x000, x001, x002, x003\};
   assign x0 1 = \{x010, x011, x012, x013\};
   assign x1_0 = \{x100, x101, x102, x103\};
   assign x1 1 = \{x110, x111, x112, x113\};
   assign x out = \{x0, x1\};
endmodule
module cons(y in);
   input [`SIG2 DIM MAX-1:0] y in;
   wire [`SIG2 DIM MIN-1:0] y0;
   wire [`SIG2 DIM MIN-1:0] y1;
   wire [`SIG2 DIM MIN-1:0] y2;
   wire [`SIG2 DIM MIN-1:0] y3;
```

endmodule

```
wire [`SIG2 DIM : 0] y000;
wire [`SIG2 DIM : 0] y001;
wire [`SIG2 DIM : 0] y002;
wire [`SIG2 DIM : 0] y003;
wire [`SIG2 DIM : 0] y010;
wire [`SIG2 DIM : 0] y011;
wire [`SIG2 DIM : 0] y012;
wire [`SIG2 DIM : 0] y013;
wire [`SIG2 DIM : 0] y100;
wire [`SIG2 DIM : 0] y101;
wire [`SIG2 DIM : 0] y102;
wire [`SIG2 DIM : 0] y103;
wire [`SIG2 DIM : 0] y110;
wire [`SIG2 DIM : 0] y111;
wire [`SIG2 DIM : 0] y112;
wire [`SIG2 DIM : 0] y113;
assign y0 = \{y000, y001, y002, y003\};
assign y1 = {y010, y011, y012, y013};
assign y2 = {y100, y101, y102, y103};
assign y3 = {y110, y111, y112, y113};
assign y in = \{y0, y1, y2, y3\};
```

10/9/09 49


```
int signal_object_name.get_dim_upper_index(dimension_number);
DESCRIPTION:
```

Return the upper index value for the multi dimensional signal signal_object_name. If this method is called on a single dimensional signal object an error is generated

EXAMPLE:

small description of the example.

FIGURE 1.11 Multidimensional signals setup



```
CSL CODE
```

```
///AB
csl_unit top, prod, cons;
prod.add_signal(wire,x_out);
scope prod{
//signal x_out of unit prod is set to 4 dimensions
x_out.set_number_of_dimensions(4);
//for each dimension the lower index is set
x_out.set_dim_lower_index(0,0);
x_out.set_dim_upper_index(0,2);
x_out.set_dim_lower_index(1,0);
x out.set_dim_upper_index(1,3);
```

```
x out.set dim lower index(2,0);
   x_out.set_dim_upper_index(2,1);
   //using the set() method with a get() method in the same scope
   x out.set dim lower index(3,get dim lower index(2));
   cons.add_signal(wire,y_in);
   scope cons{
   y in.set number of dimensions(3);
   //using the set() method with a get() method in different scopes
   y in.set dim lower index(0,prod.x out.get dim lower index(0));
   y in.set dim lower index(1,prod.x out.get dim lower index(1));
   y in.set dim lower index(2,prod.x out.get dim lower index(2)+prod.x ou
   t.get_dim_lower_index(3));
   top.add instance(prod, prod0);
   top.add instance(cons, cons0);
   prod0.x out.connect(cons0.y in);
VERILOG CODE
   //AB + AV
   `define SIG1 DIM0 UPIDX 2
   `define SIG1 DIM0 LOWIDX 0
   `define SIG1 DIM1 UPIDX 3
   `define SIG1 DIM1 LOWIDX 0
   `define SIG1 DIM2 UPIDX 1
   `define SIG1_DIM2_LOWIDX 0
   `define SIG1 DIM3 UPIDX 1
   `define SIG1 DIM3 LOWIDX 0
   `define SIG1 DIM MAX (`SIG1 DIM0 UPIDX-
   `SIG1 DIM0 LOWIDX+1)*(`SIG1 DIM1 UPIDX-
   `SIG1 DIM1 LOWIDX+1) * (`SIG1 DIM2 UPIDX-
   `SIG1 DIM2 LOWIDX+1)*(`SIG1 DIM3 UPIDX-`SIG1 DIM3 LOWIDX+1)
 10/9/09
                                                                        51
```

Confidential Copyright © 2007 Fastpath Logic, Inc. Copying in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

```
`define SIG1 DIM MED (`SIG1 DIM0 UPIDX-
`SIG1 DIM0 LOWIDX+1) * (`SIG1 DIM1 UPIDX-
`SIG1 DIM1 LOWIDX+1)*(`SIG1 DIM2 UPIDX-`SIG1 DIM2 LOWIDX+1)
`define SIG1 DIM MIN (`SIG1 DIM0 UPIDX-
`SIG1 DIM0 LOWIDX+1)*(`SIG1 DIM1 UPIDX-`SIG1 DIM1 LOWIDX+1)
`define SIG1 DIM `SIG1 DIM0 UPIDX-`SIG1 DIM0 LOWIDX
`define SIG2 DIM0 UPIDX 2
`define SIG2 DIM0 LOWIDX 0
`define SIG2 DIM1 UPIDX 3
`define SIG2 DIM1 LOWIDX 0
`define SIG2 DIM2 UPIDX 3
`define SIG2 DIM2 LOWIDX 0
`define SIG2 DIM MAX (`SIG2 DIM0 UPIDX-
`SIG2 DIM0 LOWIDX+1) * (`SIG2 DIM1 UPIDX-
`SIG2 DIM1 LOWIDX+1)*(`SIG2 DIM2 UPIDX-`SIG2 DIM2 LOWIDX+1)
`define SIG2 DIM MIN (`SIG2 DIM0 UPIDX-
`SIG2 DIM0 LOWIDX+1)*(`SIG2 DIM1 UPIDX-`SIG2 DIM1 LOWIDX+1)
`define SIG2 DIM `SIG1 DIM0 UPIDX-`SIG1 DIM0 LOWIDX
module top();
wire [`SIG1 DIM MAX-1:0] trans;
prod prod0(.x out(trans));
cons cons0(.y_in(trans));
endmodule
module prod(x out);
   output [`SIG1 DIM MAX-1:0] x out;
  wire [`SIG1 DIM MED-1:0] x0;
  wire [`SIG1 DIM MED-1:0] x1;
   wire [ SIG1 DIM MIN-1:0] x0 0;
   wire [ SIG1 DIM MIN-1:0] x0 1;
   wire [` SIG1_DIM_MIN-1:0] x1_0;
   wire [ SIG1 DIM MIN-1:0] x1 1;
```

52

```
wire [`SIG1 DIM : 0] x000;
   wire [`SIG1 DIM : 0] x001;
   wire [`SIG1 DIM : 0] x002;
   wire [`SIG1 DIM : 0] x003;
   wire [`SIG1 DIM : 0] x010;
   wire [`SIG1 DIM : 0] x011;
   wire [`SIG1 DIM : 0] x012;
   wire [`SIG1 DIM : 0] x013;
   wire [`SIG1 DIM : 0] x100;
   wire [`SIG1 DIM : 0] x101;
   wire [`SIG1 DIM : 0] x102;
   wire [`SIG1 DIM : 0] x103;
   wire [`SIG1 DIM : 0] x110;
   wire [`SIG1 DIM : 0] x111;
   wire [`SIG1 DIM : 0] x112;
   wire [`SIG1 DIM : 0] x113;
assign x0 0 = \{x000, x001, x002, x003\};
   assign \times 0 1 = {\times 010, \times 011, \times 012, \times 013};
   assign x1 0 = \{x100, x101, x102, x103\};
   assign x1 1 = \{x110, x111, x112, x113\};
   assign x out = \{x0, x1\};
endmodule
module cons(y in);
   input [`SIG2 DIM MAX-1:0] y in;
   wire [`SIG2 DIM MIN-1:0] y0;
   wire [`SIG2 DIM MIN-1:0] y1;
   wire [`SIG2 DIM MIN-1:0] y2;
   wire [`SIG2 DIM MIN-1:0] y3;
   wire [`SIG2 DIM : 0] y000;
   wire [`SIG2 DIM : 0] y001;
   wire [`SIG2 DIM : 0] y002;
```

```
wire [`SIG2 DIM : 0] y003;
wire [`SIG2 DIM : 0] y010;
wire [`SIG2 DIM : 0] y011;
wire [`SIG2 DIM : 0] y012;
wire [`SIG2 DIM : 0] y013;
wire [`SIG2 DIM : 0] y100;
wire [`SIG2 DIM : 0] y101;
wire [`SIG2 DIM : 0] y102;
wire [`SIG2 DIM : 0] y103;
wire [`SIG2_DIM : 0] y110;
wire [`SIG2 DIM : 0] y111;
wire [`SIG2 DIM : 0] y112;
wire [`SIG2 DIM : 0] y113;
assign y0 = \{y000, y001, y002, y003\};
assign y1 = {y010, y011, y012, y013};
assign y2 = {y100, y101, y102, y103};
assign y3 = {y110, y111, y112, y113};
assign y in = \{y0, y1, y2, y3\};
```

endmodule

54

```
signal_object_name.set_dim_offset(dimension_number,
constant numeric expression);
```


DESCRIPTION:

Set the offset value for the dimension dimension_number of a multidimensional signal.

EXAMPLE:

small description of the example.

FIGURE 1.12



```
CSL CODE
    //AV
    csl_unit top, swap,x0,x1;
scope x0 {
        csl_signal lnk1_0,lnk1_1,lnk2_0,lnk2_1;
        csl_bitrange width1(3,0);
        lnk1_0.set_number_of_dimensions(2);
        lnk1_1.set_number_of_dimensions(lnk1_0.get_number_of_dimensions());
        lnk2_0.set_number_of_dimensions(2);
        lnk2_1.set_number_of_dimensions(lnk2_0.get_number_of_dimensions());
        lnk1_0.set_dim_range(1,width1);
        lnk1_0.set_dim_range(2,width1);
        lnk1_1.set_dim_range(2,lnk1_0.get_dim_range(2));
        // set a positive offset from the lower index
```

```
lnk2 0.set dim range(1,width1);
 lnk2 0.set dim range(2,width1);
 lnk2 1.set dim range(1,width1);
 lnk2 1.set dim range(2,lnk2 0.get dim range(2));
 csl signal lnk1, lnk2;
 lnk1.set number of dimensions(2);
 lnk2.set number of dimensions(2);
 lnk1.connect(lnk1 0,lnk1 1);
 lnk2.connect(lnk2 0,lnk2 1);
 add port(output,lnk1,lnk2);
}
scope x1 {
 csl signal lnk1 0, lnk1 1, lnk2 0, lnk2 1;
 csl bitrange width2(7,4);
 lnk1 0.set number of dimensions(2);
 lnk1 1.set number of dimensions(lnk1 0.get number of dimensions());
 lnk2 0.set number of dimensions(2);
 lnk2 1.set number of dimensions(lnk2 0.get number of dimensions());
 lnk1 0.set dim range(1,width2);
 lnk1 0.set dim range(2,width2);
 lnk1 1.set dim range(1,width2);
 lnk1 1.set dim range(2,lnk1 0.get dim range(2));
 // set a negative offset from the upper index
 lnk2_0.set_dim_range(1,width2);
 lnk2 0.set dim range(2,width2);
 lnk2_1.set_dim_range(1,width2);
 lnk2 1.set dim range(2,lnk2 0.get dim range(2));
 csl signal lnk1,lnk2;
 lnk1.set number of dimensions(2);
 lnk2.set number of dimensions(2);
 lnk1.connect(lnk1 1,lnk1 0);
 lnk2.connect(lnk2 0,lnk2 1);
```

```
add port(output,lnk1,lnk2);
   }
     csl signal lnk1, lnk2;
   scope swap {
     add instance(x0,x0 0);
     add instance (x1, x1 1);
     x0.connect(.lnk1(x1.lnk1),.lnk2(x2.lnk2));
   }
   scope top {
     add instance(swap, swp);
     add port(input, 4, in);
     add port(output, 4, out);
   }
VERILOG CODE
   //AV
   `define IO DIM 4
   `define LINK DIM 32
   `define HALF DIM `LINK DIM/2
   module top(in,out);
       input [`IO DIM-1:0] in;
       output [`IO DIM-1:0] out;
       swap swp0();
   endmodule
   module swap;
       wire [`LINK DIM-1:0] lnk1, lnk2;
       first x0(lnk1,lnk2);
       last x1(lnk1,lnk2);
   endmodule
   module first(lnk1,lnk2);
       output [`LINK DIM-1:0] lnk1, lnk2;
       wire [`HALF DIM-1:0] lnk1 0,lnk1 1,lnk2 0,lnk2 1;
       wire [ \ IO DIM-1:0]
   x0_000,x0_001,x0_010,x0 011,x0 100,x0 101,x0 110,x0 111;
       wire [\IO DIM-1:0]
   x1 000,x1 001,x1 010,x1 011,x1 100,x1 101,x1 110,x1 111;
       assign lnk1 0 = \{x0\ 000, x0\ 001, x0\ 010, x0\ 011\};
       assign lnk1 1 = \{x0\ 100, x0\ 101, x0\ 110, x0\ 111\};
```

```
assign lnk2_0 = {x1 000,x1 001,x1 010,x1 011};
    assign lnk2 1 = \{x1 100, x1 101, x1 110, x1 111\};
    assign lnk1 = \{lnk1 \ 0, lnk1 \ 1\};
    assign lnk2 = {lnk2 0,lnk2 1};
endmodule
module last (lnk1,lnk2);
    input [31:0] lnk1,lnk2;
    wire [`HALF DIM-1:0] lnk1_0,lnk1_1,lnk2_0,lnk2_1;
    wire [3:0]
y0 000,y0 001,y0 010,y0 011,y0 100,y0 101,y0 110,y0 111;
    wire [3:0]
y1 000, y1 001, y1 010, y1 011, y1 100, y1 101, y1 110, y1 111;
    assign lnk1 0 = {y0 011,y0 010,y0 001,y0 000};
    assign lnk1 1 = {y0 111,y0 110,y0 101,y0 100};
    assign lnk2 0 = {y1_011,y1_010,y1_001,y1_000};
    assign lnk2 1 = \{y1 \ 111, y1 \ 110, y1 \ 101, y1 \ 100\};
    assign lnk1 = \{lnk1 \ 1, lnk1 \ 0\};
    assign lnk1 = \{lnk2 \ 1, lnk2 \ 0\};
endmodule
```

```
constant_numeric_expression
signal_object_name.get_dim_offset(dimension_number);
```


DESCRIPTION:

Return the offset value for dimension *dimension_number* of a multidimensional signal.

EXAMPLE:

small description of the example.

FIGURE 1.13



CSL CODE

```
csl_unit top, swap,x0,x1;
scope x0 {
    csl_signal lnk1_0,lnk1_1,lnk2_0,lnk2_1;
    csl_bitrange width1(3,0);
    lnk1_0.set_number_of_dimensions(2);
    lnk1_1.set_number_of_dimensions(lnk1_0.get_number_of_dimensions());
    lnk2_0.set_number_of_dimensions(2);
    lnk2_1.set_number_of_dimensions(lnk2_0.get_number_of_dimensions());
    lnk1_0.set_dim_range(1,width1);
    lnk1_0.set_dim_range(2,width1);
    lnk1_1.set_dim_range(1,width1);
    lnk1_1.set_dim_range(2,lnk1_0.get_dim_range(2));
    lnk1_1.set_dim_offset(2,4);
    lnk2_0.set_dim_range(1,width1);
```

```
lnk2 0.set dim range(2,width1);
  lnk2 1.set dim range(1,width1);
  lnk2 1.set dim range(2,lnk2 0.get dim range(2));
  csl signal lnk1, lnk2;
 lnk1.set number of dimensions(2);
  lnk2.set number of dimensions(2);
 lnk1.connect(lnk1 0,lnk1 1);
 lnk2.connect(lnk2 0,lnk2 1);
 add port(output,lnk1,lnk2);
scope x1 {
  csl signal lnk1 0,lnk1 1,lnk2 0,lnk2 1;
  csl bitrange width2(7,4);
  lnk1 0.set number of dimensions(2);
 lnk1 1.set number of dimensions(lnk1_0.get_number_of_dimensions());
 lnk2 0.set number of dimensions(2);
 lnk2 1.set number of dimensions(lnk2 0.get number of dimensions());
 lnk1 0.set dim range(1,width2);
 lnk1 0.set dim range(2,width2);
 lnk1 1.set dim range(1,width2);
  lnk1 1.set dim range(2,lnk1 0.get dim range(2));
 lnk1_0.set dim offset(1,-4);
  lnk1 1.set dim offset(2,-4);
 lnk2 0.set dim range(1,width2);
 lnk2 0.set dim range(2,width2);
  lnk2 1.set dim range(1,width2);
  lnk2 1.set dim range(2,lnk2_0.get dim range(2));
  lnk2 0.set dim offset(1,-4);
  csl signal lnk1,lnk2;
  lnk1.set number of dimensions(2);
  lnk2.set number of dimensions(2);
  lnk1.connect(lnk1 1,lnk1 0);
  lnk2.connect(lnk2 1,lnk2 0);
  add port(output,lnk1,lnk2);
}
```

```
csl signal lnk1, lnk2;
   scope swap {
     add instance (x0, x0 \ 0);
     add instance (x1, x1 1);
     x0.connect(.lnk1(x1.lnk1),.lnk2(x2.lnk2));
   }
   scope top {
     add instance(swap, swp);
     add port(input, 4, in);
     add port(output, 4, out);
   }
VERILOG CODE
   `define IO DIM 4
   `define LINK DIM 32
   `define HALF DIM `LINK DIM/2
   module top(in,out);
       input [`IO DIM-1:0] in;
       output [`IO DIM-1:0] out;
       swap swp0();
   endmodule
   module swap;
       wire [`LINK DIM-1:0] lnk1, lnk2;
       first x0(lnk1,lnk2);
       last x1(lnk1,lnk2);
   endmodule
   module first(lnk1,lnk2);
       output [`LINK DIM-1:0] lnk1, lnk2;
       wire [`HALF DIM-1:0] lnk1 0,lnk1 1,lnk2 0,lnk2 1;
       wire [ \ IO DIM-1:0]
   x0 000,x0 001,x0 010,x0 011,x0 100,x0 101,x0 110,x0 111;
       wire [ \ IO DIM-1:0]
   x1 000,x1 001,x1 010,x1 011,x1 100,x1 101,x1 110,x1 111;
       assign lnk1 0 = \{x0\ 000, x0\ 001, x0\ 010, x0\ 011\};
       assign lnk1 1 = \{x0\ 100, x0\ 101, x0\ 110, x0\ 111\};
       assign lnk2 0 = \{x1 000, x1 001, x1 010, x1 011\};
       assign lnk2 1 = \{x1 100, x1 101, x1 110, x1 111\};
       assign lnk1 = \{lnk1 \ 0, lnk1 \ 1\};
       assign lnk2 = {lnk2 0,lnk2 1};
```

```
endmodule
module last (lnk1,lnk2);
    input [31:0] lnk1,lnk2;
    wire [`HALF_DIM-1:0] lnk1_0,lnk1_1,lnk2_0,lnk2_1;
    wire [3:0]
y0_000,y0_001,y0_010,y0_011,y0_100,y0_101,y0_110,y0_111;
    wire [3:0]
y1_000,y1_001,y1_010,y1_011,y1_100,y1_101,y1_110,y1_111;
    assign lnk1_0 = {y0_011,y0_010,y0_001,y0_000};
    assign lnk1_1 = {y0_111,y0_110,y0_101,y0_100};
    assign lnk2_0 = {y1_011,y1_010,y1_011,y1_000};
    assign lnk2_1 = {y1_111,y1_110,y1_101,y1_100};
    assign lnk1 = {lnk1_1,lnk1_0};
    assign lnk1 = {lnk2_1,lnk2_0};
endmodule
```

```
csl list name.set_attr(csl signal attribute);
```

DESCRIPTION:

Assign an attribute to *signal_object_name*. Attributes describe what the signal is used for in the design. An attribute listing is given in Table 1.1

TABLE 1.1 signal attributes


mnemonic	signal attribute
en	enable
stall	stall
pe	pipe enable
ps	pipe stall
ms	mux select
decode	decoded minterm/maxterm
clk	clock signal
rst	reset signal
wr_en	write enable

[CSL Interconnect Command Summary]

EXAMPLE:

We want to interconnect two instances of a flip flop ,ff_1 and ff2. The module *top* contains both ff1 and ff2 and additionally clock and enable signals. When the *autorouter* is called, it connects the ports and signals which have the same attribute and pertain to units in a sibling relationship.

FIGURE 1.14



CSL CODE

```
csl_unit ff{
csl_port en1(input), clk1(input), data (input);
csl_port q(output);
ff(){}
};
csl_unit top{
ff ff1;
```

10/9/09 63

```
ff ff2;
   csl_signal data path, clock, enable, data in, data out;
   top(){
        } };
VERILOG CODE
   module ff(en1,
              clk1,
              data,
              q);
     input en1;
     input clk1;
     input data;
     output q;
   endmodule
   module top();
     wire data path;
     wire clock;
     wire enable;
     wire data in;
     wire data out;
     ff ff1();
     ff ff2();
   endmodule
```

1.1.0.2 Units: prefix

Units must have an input port with a clock attribute. The exception is if the unit has a set_type(combinational) then the unit does not have to have a clock. But the combinational must be instantiated in a design hierarchy which does have one or more clock inputs originating at the root of the design hierarchy.

```
set_unit_prefix(prefix_string[,prefix_specifier]);
DESCRIPTION:
```


Sets the signals within the <code>unit_object_name</code> with the prefix specified by <code>prefix_string</code>. Because some signals may be bound to ports, the same prefix is applied to these ports. Optionally the user can choose to apply <code>prefix_object_name</code> only to the unit interface or it's local elements by adding the <code>IFC_ONLY</code> or <code>LOCAL_ONLY</code> prefix pecifiers . Default both specifiers are active.

[CSL Interconnect Command Summary]

EXAMPLE:

Sets the prefix "box1" for the unit Block.

FIGURE 1.15 An unit named block1 with 3 instances. Then set a prefix for an unit.



CSL CODE

```
csl unit d{
   csl port d i(input), d o(output);
   d() \{ \}
   };
   csl unit u1{
   csl port v1 i(input), v1 o(output);
   csl signal v1, v12;
   d1 d1(.d i(v1),.d o(v12));
   u1(){}
   };
   csl unit u2{
   csl port v2 i(input), v2 o(output);
   csl_signal v12, v2;
   d d2(.d i(v12),.d o(v2));
   u2(){}
   };
   csl unit block{
   csl signal v11, v112, v12;
   u1 u1(.v1 i(v11),.v1 o(v112));
   u2 u2(.v2 i(v112),.v2 o(v12));
   block(){
                            ;
};
```

VERILOG CODE

```
set_signal_prefix(prefix_string);
DESCRIPTION:
```


Sets the signals within the *unit_object_name* with the prefix specified by *prefix_string*. Because some signals may be bound to ports, the same prefix is applied to these ports.

[CSL Interconnect Command Summary]

EXAMPLE:

The example shows who to set a prefix to one or more signals.

FIGURE 1.16 An unit named block1 with 3 instances. Then set a prefix for a signal.



CSL CODE

```
csl_unit d1{
csl port d1 i(input), d1 o(output);
d1(){}
};
csl unit d2{
csl port d2 i(input), d2 o(output);
d2(){}
};
csl unit u1{
csl_port v1 i(input), v1 o(output);
csl signal v1, v12;
d1 d1(.d1 i(v1),.d1 o(v12));
u1(){
                        ;
    }
};
csl unit u2{
csl port v2 i(input), v2 o(output);
csl signal v12, v2;
d2 d2(.d2 i(v12),.d2 o(v2));
u2(){
                        ;
    }
};
csl_unit block{
```

```
csl_signal v11,v112,v12;
u1 u1(.v1_i(v11),.v1_o(v112));
u2 u2(.v2_i(v112),.v2_o(v12));
block(){
```

VERILOG CODE

```
set_signal_prefix_local(prefix_string);
DESCRIPTION:
```


All the local signals previously declared within the same specific unit are prefixed with the *prefix_string* passed as a command argument. The difference between set_signal_prefix() and set_signal_prefix_local is that that the first command prefixes both local signals and ports (ports are signals with direction: input, output or inout, therefore **not** local), and the second command only prefixes local signals.

[CSL Interconnect Command Summary]

EXAMPLE:

The example shows who to set a local prefix "uv" to v1 and v2 signals.

FIGURE 1.17 An unit named block1 with 3 instances. Then set a prefix for a signal.



CSL CODE

```
csl_unit d1{
csl port d1 i(input), d1 o(output);
d1(){}
};
csl unit d2{
csl port d2 i(input), d2 o(output);
d2(){}
};
csl unit u1{
csl_port v1 i(input), v1 o(output);
csl signal v1, v12;
d1 d1(.d1 i(v1),.d1 o(v12));
u1(){
v12.set signal prefix("uv2");
 }
};
csl unit u2{
csl port v2 i(input), v2 o(output);
csl signal v12, v2;
d2 d2(.d2 i(v12),.d2 o(v2));
u2(){
v12.set signal prefix("uv2");
```

```
;
};
csl_unit block{
csl_signal vl1,vl12,vl2;
u1 u1(.v1_i(vl1),.v1_o(vl12));
u2 u2(.v2_i(vl12),.v2_o(vl2));
block(){
set_unit_prefix("box1");
};
VERILOG CODE
```

1.1.0.3 Units: instance control bit

```
set_instance_alteration_bit(status);
DESCRIPTION:
```

Set the instance alteration bit to asserted (on) or disserted (off) with the *status* enum parameter. When instance alteration is allowed (on) other objects can be added to instances. Note that this triggers a hierarchical modification down to the unit prototype the instance was derived from. When instance alteration is disallowed (off) instances cannot be modified, except by parameter override methods. Default setting for unit alteration is off (off).

;

[CSL Interconnect Command Summary]

EXAMPLE:

In this example the instance alteration bit is allowed (on) for the instances of unit u.

10/9/09 71

set_clk_all();

DESCRIPTION:

Only can be used if there is one clock signal in the unit. Only one set_clk_all() function can be used per unit.

This function can be used only if there is one clock connected to

This function can be used only if there is one clock connected to the unit.

[CSL Interconnect Command Summary]

EXAMPLE:

///

```
unit_object_name.input_verilog_type(verilog_type);
DESCRIPTION:
```

TABLE 1.2 Input and output types

output verilog type	description
v1995	Verilog IEEE Std 1364-1995
v2001	Verilog IEEE Std 1364-2001
v2005	Verilog IEEE Std 1364-2005
sysv	IEEE 1800 SystemVerilog


Where verilog_type is V1995, V2001, V2005, system_verilog. **output_verilog_type** will control the type of the generated verilog code . **input_verilog_type** specifies the verilog type which the design can recognize as input.(Add ex. which show the differences between the 3 verilog types!!!!!)

Note: need to be able to have module declaration inside unit scope in order to fully support standard specific syntaxes

EXAMPLE:

In the following unit hierarchy example, the user can set different input verilog code types.

FIGURE 1.18 Unit hierarchy



```
CSL CODE
    //AB
    csl_unit proc, cluster, chip;
    scope proc {
        add_port(input,8,addr);
        add_unit_parameter(PN,-1);
        add_unit_parameter(CLN,-1);
    }
    //set the input type for cluster unit as Verilog2001
```

```
scope cluster {
     //Verilog2001 code
     parameter CLN=-1;
     input wire [7:0] addr;
     proc #(.CLN(CLN),.PN(0)) proc0 (.addr(addr));
     proc #(.PN(1),.CLN(CLN)) proc1 (.addr(addr));
   }
   //set the output type for cluster unit as Verilog2001
   //this generates Verilog1995 compliant code
   cluster.output verilog type(v1995);
   //the input type for chip is set to Verilog1995
   scope chip {
     //Verilog1995 code
     input [7:0] in addr;
     wire [7:0] in addr;
     cluster #(0) cluster0 (.addr(in addr));
     cluster #(1) cluster1 (.addr(in addr));
   //the output type for chip will be Verilog2001
   chip.output verilog type(v2001);
VERILOG CODE
   //AB
   //Verilog2001 output
   module chip(in addr);
     input wire [7:0] in addr;
     cluster #(.CLN(0)) cluster0 (.addr(in addr));
     cluster #(.CLN(1)) cluster1 (.addr(in addr));
   endmodule
   //Verilog1995 output
   module cluster(addr);
     parameter CLN=-1;
     input [7:0] addr;
     wire [7:0] addr;
     proc proc0 (.addr(addr));
     defparam proc0.CLN=CLN;
     defparam proc0.PN=0;
     proc proc1 (.addr(addr));
     defparam proc0.PN=1;
```

74 10/9/09 Confidential Copyright © 2007 Fastpath Logic, Inc. Copying in any form

Fastpath Logic Inc.

Chapter 1

```
defparam proc0.CLN=CLN;
endmodule

module proc(addr);
  parameter PN=-1, CLN=-1;
  input [7:0] addr;
endmodule
```

10/9/09 75

```
unit_object_name.output_verilog_type(verilog_type);
DESCRIPTION:
```

TABLE 1.3 Input and output types


output verilog type	description
v1995	Verilog IEEE Std 1364-1995
v2001	Verilog IEEE Std 1364-2001
v2005	Verilog IEEE Std 1364-2005
sysv	IEEE 1800 SystemVerilog

where verilog_type is V1995, V2001, V2005, system_verilog. **output_verilog_type** will control the type of the generated verilog code . **input_verilog_type** specifies the verilog type which the design can recognize as input.(Add ex. which show the differences between the 3 verilog types!!!!!)

EXAMPLE:

In the following unit hierarchy example the user can set different verilog output types.

FIGURE 1.19 Unit hierarchy



```
CSL CODE
    //AB
    csl_unit proc, cluster, chip;
    scope proc {
        add_port(input,8,addr);
        add_unit_parameter(PN,-1);
        add_unit_parameter(CLN,-1);
    }
    //set the input type for cluster unit as Verilog2001
    cluster.input_verilog_type(v2001);
    scope cluster {
```

76

```
//Verilog2001 code
     parameter CLN=-1;
     input wire [7:0] addr;
     proc #(.CLN(CLN),.PN(0)) proc0 (.addr(addr));
     proc #(.PN(1),.CLN(CLN)) proc1 (.addr(addr));
   }
   //set the output type for cluster unit as Verilog2001
   //this generates Verilog1995 compliant code
   //the input type for chip is set to Verilog1995
   chip.input verilog type(v1995);
   scope chip {
     //Verilog1995 code
     input [7:0] in addr;
     wire [7:0] in addr;
     cluster #(0) cluster0 (.addr(in addr));
     cluster #(1) cluster1 (.addr(in addr));
   }
   //the output type for chip will be Verilog2001
VERILOG CODE
   //AB
   //Verilog2001 output
   module chip(in addr);
     input wire [7:0] in addr;
     cluster #(.CLN(0)) cluster0 (.addr(in addr));
     cluster #(.CLN(1)) cluster1 (.addr(in addr));
   endmodule
   //Verilog1995 output
   module cluster(addr);
     parameter CLN=-1;
     input [7:0] addr;
     wire [7:0] addr;
     proc proc0 (.addr(addr));
     defparam proc0.CLN=CLN;
     defparam proc0.PN=0;
     proc proc1 (.addr(addr));
     defparam proc0.PN=1;
     defparam proc0.CLN=CLN;
 10/9/09
```

Confidential Copyright © 2007 Fastpath Logic, Inc. Copying in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

```
module proc(addr);
  parameter PN=-1, CLN=-1;
  input [7:0] addr;
```

1.1.0.4 New commands

endmodule

add logic(external_unit_enable);

DESCRIPTION:

This generates an input port called *unit_name_*en. This port is an enable signal for the internal unit address decoder.

[CSL Interconnect Command Summary]

EXAMPLE:

```
Adds a port named u_en.

CSL CODE

csl_unit u{
csl_port p(input);
u() {

}
};

VERILOG CODE

module u(p,u_en);
input p;
input u_en;
endmodule
```

```
(unit name | instance name).add logic(unit address decoder,
address signal name);
```

This generates a unit address decoder which is optionally enabled by unit name en. The input to the address decoder is an input port or signal named address signal name. The outputs of the decoder are named unit_name addr dec [0-2^n-1] where n is the width of the address signal name.

TABLE 1.4

	Unit enabl	e required Source
flat	no	none
virtual	no	upper address bits
hierarchical	yes	input port name

[CSL Interconnect Command Summary]

EXAMPLE:

//small description of the example

```
CSL CODE
```

```
csl unit u{
    u(){}
   };
   csl unit top{
   csl signal s(4);
   u u0;
   top(){
   }
   };
VERILOG CODE
```

//Verilog code goes here

```
signal name.(field name.)*add logic(gen decoder);
DESCRIPTION:
```

TABLE 1.5 generated Verilog decoder types

associated enum	Verilog output type
no	wire $[2^n-1:0]$ dec = 1'b1 << sn
yes	case statement

[CSL Interconnect Command Summary]

EXAMPLE:

//small description of the example

```
CSL CODE
```

```
csl unit u{
csl_signal sig;
u(){
}
};
```

VERILOG CODE

//Verilog code goes here

```
int signal object.get width();
```

Returns the width of a single dimensional signal, otherwise it generates a cslc compile time error.


[CSL Interconnect Command Summary]

EXAMPLE:

CSL CODE

In the example from Figure 1.20 is illustrated the use of signals to connect *snd* and *rcv* units inside a *trans* unit. The width of the signals is set using *set_width* and *get_width* commands.

FIGURE 1.20 A sender and a receiver connected by two signals



```
csl unit snd{
   csl port x(output, 16), y(output, 16);
   snd(){}
   };
   csl unit rcv{
   csl port x(input,16), y(input,16);
   rcv() { }
   };
   csl unit trans{
   csl signal x data, y data;
   snd snd( .x(x data), .y(y data));
   rcv rcv( .x(x data), .y(y data));
   trans(){
   x data.set width(16);
   y data.set width(
                                        );
     }
   };
VERILOG CODE
   module snd(x, y);
     output [15:0] x;
     output [15:0] y;
   endmodule
```

module rcv(x,y);
 input [15:0] x;
 input [15:0] y;

endmodule

83

Chapter 1

```
module trans();
  wire [15:0] x_data;
  wire [15:0] y_data;
  snd snd(.x(x_data), .y(y_data));
  rcv rcv(.x(x_data), .y(y_data));
endmodule
```

bitrange object signal object.get bitrange();

DESCRIPTION:


Returns a bitrange object. The return type of this function is an object of type bitrange.

[CSL Interconnect Command Summary]

EXAMPLE:

In the example from Figure 1.21 is illustrated the use of signals to connect *snd* and *rcv* units inside a *trans* unit. The width of the signals is set using *set_bitrange* and *get_bitrange* commands.

FIGURE 1.21



```
CSL CODE
```

```
csl bitrange br1(16);
   csl unit snd{
   csl port x1(output, 16), y1(output, 16);
   snd(){}
   };
   csl unit rcv{
   csl port x2(input, 16), y2(input, 16);
   rcv(){}
   };
   csl unit trans{
   csl_signal x data, y data;
   snd snd(.x1(x data), .y1(y data));
   rcv rcv( .x2(x_data), .y2(y_data));
   top(){
   x data.set bitrange(br1);
   y_data.set_bitrange(
                                              );
   } };
VERILOG CODE
   module snd(x1,y1);
     output [15:0] x1;
     output [15:0] y1;
   endmodule
   module rcv(x2,y2);
     input [15:0] x2;
     input [15:0] y2;
   endmodule
```

```
int signal_object.get_lower_index();
```


Returns the lower index value for the signal object name.

[CSL Interconnect Command Summary]

EXAMPLE:

In this example, the lower index of a signal can be set explicitly or it can be the result of a get method applied on another object.

FIGURE 1.22 Connecting three signals to the check unit



```
CSL CODE
   csl unit check{
   csl port ch 1(input, 8), ch 2(input, 8), ch 3(output, 16);
   check(){}
   };
   csl unit seq gen {
   csl signal sig0(wire,8), sig1(wire,8), sig2;
   check check( .ch 1(sig0),.ch 2(sig1), .ch 3(sig2));
   seq gen(){
   sig2.set range(
                                         , sig0.get upper index() +
   sig1.get upper index() +1);}
VERILOG CODE
   module check(ch 1,ch 2,ch 3);
     input [7:0] ch 1;
     input [7:0] ch 2;
     output [15:0] ch 3;
   endmodule
   module seq gen();
     wire [7:0] sig0;
     wire [7:0] sig1;
     wire [15:0] sig2;
     check check( .ch 1(sig0),.ch 2(sig1), .ch 3(sig2));
    endmodule
```

```
int signal_object.get_upper_index();
```


Return the upper index value for the signal.

[CSL Interconnect Command Summary]

EXAMPLE:

In this example, the return value of the get_upper_index() method is used to set another upper index. Since the return value is an int, it can also be used in other contexts where an int parameter would be allowed.

FIGURE 1.23 Connecting three signals to the check unit



```
CSL CODE
   csl unit check{
   csl port ch 1(input, 8), ch 2(input, 8), ch 3(output, 16);
   check(){}
   csl unit seq gen{
   csl signal sig0(wire,8), sig1(wire,8), sig2;
   check check (.ch 1(sig0),.ch 2(sig1), .ch 3(sig2));
   seq_gen(){
   sig2.set range(sig0.get_lower_index(),
   } } ;
VERILOG CODE
   module check(ch 1,ch 2,ch 3);
     input [7:0] ch 1;
     input [7:0] ch 2;
     output [15:0] ch 3;
   endmodule
   module seq gen();
     wire [7:0] sig0;
     wire [7:0] sig1;
     wire [15:0] sig2;
     check check( .ch 1(sig0),.ch 2(sig1), .ch 3(sig2));
    endmodule
```

csl signal type signal object.get_type();

DESCRIPTION:


Returns the type of the signal object or port object for which is called.

[CSL Interconnect Command Summary]

EXAMPLE:

This example illustrates the use of get_type() method combined with set_type(). This way, signal/ports dependencies are created.

FIGURE 1.24 Connecting clocks and a input signal to units



CSL CODE

```
csl_unit im{
csl port im c(input), im s(input);
im(){}
};
csl unit id{
csl port id c(input), id s(input);
id(){}
};
csl unit rf{
csl port rf c(input), rf s(input);
rf(){}
};
csl unit alu{
csl port alu c(input), alu s(input);
alu(){}
};
csl unit wb{
csl port wb c(input), wb s(input);
wb(){}
};
csl unit chip{
csl signal clk1, d in;
im im(.im c(clk1), .im s(d in));
id id(.id c(clk1));
rf rf(.rf c(clk1));
alu alu(.alu c(clk1));
```

```
wb wb(.wb c(clk1));
   chip(){
   clk1.set_type(wire);
   d_in.set_type(
                                 );
   }
   };
VERILOG CODE
    module im(im p);
     input im p;
   endmodule
   module id(id p);
     input id p;
   endmodule
   module rf(rf p);
     input rf p;
   endmodule
   module alu(alu p);
     input alu_p;
   endmodule
   module wb(wb p);
     input wb p;
   endmodule
   module chip();
     wire [7:0] clk1;
     wire [7:0] d in;
     im im(.im p(clk1));
     id id(.id p(clk1));
     rf rf(.rf p(clk1));
     alu alu(.alu p(clk1));
     wb wb(.wb p(clk1));
   endmodule
```

```
csl signal attr signal object.get attr();
```

Returns the attribute of *signal_object_name*. Attributes describe what the signal is used for in the design. An attribute listing is given in Table 2.12.


It can only be called on a signal object and returns an object of type csl_signal_attr .

[CSL Interconnect Command Summary]

EXAMPLE:

We want to interconnect three instances of a flip flop ,ff_1, ff_2 and ff_3. The module top contains both ff_1, ff_2 and ff_3 and additionally stall and data_in, data_out signals. When the autorouter is called, it connects the ports and signals which have the same attribute and pertain to units in a sibling relationship.

FIGURE 1.25



```
CSL CODE
   csl unit ff{
   csl port q(output), data(input), e(input);
   ff(){}
   };
   csl unit top{
   csl signal d data1, d data2, data in, data out, st;
   ff ff 1(.data(data in),.e(st),.q(d data1));
   ff ff 2(.data(d data1),.e(st),.q(d data2));
   ff ff 3(.data(d data2),.e(st),.q(data out));
   top(){
   st.set attr(en);
   data out.set attr(
                                    );
     }
   };
VERILOG CODE
   module ff(q,
              data,
              e);
     input data;
```

```
input e;
  output q;
endmodule
module top();
 wire d_data1;
  wire d data2;
  wire data_in;
  wire data out;
  wire st;
  ff ff_1(.data(data_in),
          .e(st),
          .q(d_data1));
  ff ff_2(.data(d_data1),
          .e(st),
          .q(d data2));
  ff ff_3(.data(d_data2),
         .e(st),
          .q(data_out));
endmodule
```

10/9/09 91

```
int signal_group_object.get_width();
```


Will returns the sum of all widths of the signals in the signal_group named signal group object.

[CSL Interconnect Command Summary]

EXAMPLE:

The example shows one signal group named SG which contains three signals with different widths, and a signal named sig1. The width of signal sig1 is set to be equal with width of signal_group using the commands $set\ width$ and $get\ width()$.

FIGURE 1.26



CSL CODE

```
csl signal group sq{
     csl_signal x d(2);
     csl signal y d(4);
     csl signal z d(8);
   sq(){}
   };
   csl unit u{
   sg sginst;
   csl signal sig1;
   u(){
                                   );}
   sig1.set width(sginst.
    };
VERILOG CODE
   module u();
     wire [1:0] sqlinst x d;
     wire [3:0] sqlinst y d;
     wire [7:0] sglinst z d;
     wire [13:0] siq1;
   endmodule
```

93

```
unit_name.add_port_list([port_direction,]interface_object);
DESCRIPTION:
```

This command adds all the ports from an interface object (or only ports specified by the optional parameter *port_direction*) the default interface of the unit. This can be useful when there is a need to have the port names in the generated verilog code without interface names appended.

[CSL Interconnect Command Summary]

EXAMPLE:

In the following example the ports *x* and *y* are introduced in a *csl_list* which was added to the interface *ifc*.



CSL CODE

```
int port_object.get_width();
```


Returns the width of a port, otherwise it generates a cslc compile time error.

[CSL Interconnect Command Summary]

EXAMPLE:

In the example from Figure 1.20 is illustrated the use of signals and ports to connect *snd* and *rcv* units inside a *trans* unit. The width of the ports is set using *set_width* and *get_width* commands.

FIGURE 1.27 A sender and a receiver connected by two signals



```
CSL CODE
```

```
csl unit snd{
   csl port x(output), y(output);
   snd(){
   x.set width(16);
   y.set_width(
                             );
   }
   };
   csl_unit rcv{
   csl port x(input), y(input);
   rcv(){
   x.set width(16);
   y.set width(
                             );
   }
   };
   csl unit trans{
   csl signal x data(16), y data(16);
   snd snd( .x(x data), .y(y data));
   rcv rcv( .x(x data), .y(y data));
   trans() { }
   };
VERILOG CODE
   module snd(x, y);
     output [15:0] x;
     output [15:0] y;
   endmodule
   module rcv(x, y);
```

Fastpath Logic Inc.

Chapter 1

```
input [15:0] x;
input [15:0] y;
endmodule
module trans();
  wire [15:0] x_data;
  wire [15:0] y_data;
  snd snd(.x(x_data), .y(y_data));
  rcv rcv(.x(x_data), .y(y_data));
endmodule
```

10/9/09 95

bitrange object port object.get_bitrange();

DESCRIPTION:


Returns a bitrange object. The return type of this function is an object of type bitrange.

[CSL Interconnect Command Summary]

EXAMPLE:

In the example from Figure 1.21 is illustrated the use of signals to connect *snd* and *rcv* units inside a *trans* unit. The width of the ports is set using *set_bitrange* and *get_bitrange* commands.

FIGURE 1.28



CSL CODE

```
csl bitrange br1(16);
   csl unit snd{
   csl port x1(output), y1(output);
   snd(){
   x1.set bitrange(br1);
   y1.set bitrange(
                                     );
   }
   };
   csl unit rcv{
   csl port x2(input), y2(input);
   rcv(){
   x2.set bitrange(br1);
   y2.set bitrange(
                                     );
   }
   };
   csl unit top{
   csl_signal x data(br1) , y data(br1);
   snd snd(.x1(x data), .y1(y data));
   rcv rcv( .x2(x data), .y2(y data));
   top(){
   } };
VERILOG CODE
   module snd(x1,y1);
     output [15:0] x1;
     output [15:0] y1;
   endmodule
```

Fastpath Logic Inc.

Chapter 1

10/9/09 97

```
int port_object_name.get_lower_index();
```


Returns the lower index value for the port_object_name.

[CSL Interconnect Command Summary]

EXAMPLE:

In this example, the lower index of a port can be set explicitly or it can be the result of a get method applied on another object.

FIGURE 1.29 Connecting three to the check unit



CSL CODE

```
csl unit check{
   csl port ch 1(input, 8), ch 2(input, 8), ch 3(output);
   check(){
   ch 3.set range (
                                          , ch 1.get upper index() +
   ch 2.get upper index() +1);
   };
   csl unit seq gen {
   csl signal sig0 (wire, 8), sig1 (wire, 8), sig2 (wire, 16);
   check check( .ch 1(sig0),.ch 2(sig1), .ch 3(sig2));
   seq gen(){}
   };
VERILOG CODE
   module check(ch 1,ch 2,ch 3);
     input [7:0] ch 1;
     input [7:0] ch 2;
     output [15:0] ch 3;
   endmodule
   module seq gen();
     wire [7:0] sig0;
     wire [7:0] siq1;
     wire [15:0] sig2;
     check check( .ch 1(sig0),.ch 2(sig1), .ch 3(sig2));
```

98

endmodule

```
int port_object_name.get_upper_index();
```


Return the upper index value for the port.

[CSL Interconnect Command Summary]

EXAMPLE:

In this example, the return value of the get_upper_index() method is used to set another upper index. Since the return value is an int, it can also be used in other contexts where an int parameter would be allowed.

FIGURE 1.30



csl unit check{

```
CSL CODE
```

check(){

```
{\tt ch\_3.set\_range} \, ({\tt ch\_1.get\_lower\_index} \, \textbf{()} \, ,
   }
   };
   csl unit seq gen{
   csl signal sig0(wire,8), sig1(wire,8), sig2(wire,16);
   check check( .ch 1(sig0),.ch 2(sig1), .ch 3(sig2));
   seq gen(){}
   };
VERILOG CODE
   module check(ch 1,ch 2,ch 3);
     input [7:0] ch 1;
     input [7:0] ch 2;
      output [15:0] ch 3;
   endmodule
   module seq gen();
     wire [7:0] sig0;
     wire [7:0] sig1;
     wire [15:0] sig2;
      check check( .ch 1(sig0),.ch 2(sig1), .ch 3(sig2));
     endmodule
```

csl port ch 1(input, 8), ch 2(input, 8), ch 3(output);

```
csl port type port object name.get_type();
```


Returns the type of the port object or signal object for which is called port object name.

[CSL Interconnect Command Summary]

EXAMPLE:

This example illustrates the use of get_type() method combined with set_type(). This way, signal/ports dependencies are created.

FIGURE 1.31 Connecting clocks and a input signal to units



CSL CODE

```
csl unit im{
csl port im p(input), im c(input);
im(){
im p.set type(wire);
im c.set_type(
                              );}
};
csl unit id{
csl port id p(input), id c(input);
id(){
id p.set type(wire);
id_c.set_type(
                              );}
};
csl unit rf{
csl port rf p(input), rf c(input);
rf(){
rf p.set type(wire);
rf c.set type(
                              );}
}
};
csl unit alu{
csl port alu p(input), alu c(input);
alu(){
alu p.set type(wire);
alu c.set_type(
                                );}
};
csl unit wb{
```

100

101

```
csl_port wb_p(input), wb_c(input);
   wb(){
   wb p.set_type(wire);
   wb c.set type(
                               );}
   };
   csl_unit chip{
   csl signal clk1(8), d in(8);
   im im( .im p(clk1), .im c(d in));
   id id( .id p(clk1),.id c(d in));
   rf rf( .rf_p(clk1),.rf_c(d_in));
   alu alu( .alu p(clk1),.alu c(d in));
   wb wb( .wb p(clk1), .wb c(d in));
   chip(){
   clk1.set_type(wire);}
   };
VERILOG CODE
   module im(im p, im c);
     input im p;
     input im c;
   endmodule
   module id(id_p, id_c);
     input id_p;
     input id c;
   endmodule
   module rf(rf p, rf c);
     input rf p;
     input rf c;
   endmodule
   module alu(alu p, alu c);
     input alu p;
     input alu c;
   endmodule
   module wb(wb p, wb c);
     input wb p;
     input wb c;
   endmodule
   module chip();
     wire [7:0] clk1;
     wire [7:0] d in;
     im im(.im p(clk1),.im c(d in));
```

10/9/09

Confidential Conveight © 2007 Fastnath Logic Inc. Conving in a

Fastpath Logic Inc.

```
id id(.id_p(clk1), .id_c(d_in));
rf rf(.rf_p(clk1), .rf_c(d_in));
alu alu(.alu_p(clk1), .alu_c(d_in));
wb wb(.wb_p(clk1), .wb_c(d_in));
endmodule
```

```
csl port attr port object name.get attr();
```

Returns the attribute of *port_object_name*. Attributes describe what the port is used for in the design. An attribute listing is given in Table 2.12.


It can only be called on a port object and returns an object of type csl_port_attr .

[CSL Interconnect Command Summary]

EXAMPLE:

We want to interconnect three instances of a flip flop ,ff_1, ff_2 and ff_3. The module top contains both ff_1, ff_2 and ff_3 and additionally stall and data_in, data_out signals. When the autorouter is called, it connects the ports and signals which have the same attribute and pertain to units in a sibling relationship.

FIGURE 1.32



```
CSL CODE
   csl unit ff{
   csl port q(output), data(input), e(input);
   ff(){
   q.set attr(en);
   e.set attr(
                            );
   }
   };
   csl unit top{
   csl signal d data1, d data2, data in, data out, st;
   ff ff 1(.data(data in),.e(st),.q(d data1));
   ff ff 2(.data(d data1),.e(st),.q(d data2));
   ff ff 3(.data(d data2),.e(st),.q(data out));
   top() { }
   };
VERILOG CODE
   module ff(q,
              data,
              e);
     input data;
```

```
input e;
  output q;
endmodule
module top();
  wire d_data1;
  wire d data2;
  wire data_in;
  wire data out;
  wire st;
  ff ff_1(.data(data_in),
          .e(st),
          .q(d data1));
  ff ff_2(.data(d_data1),
          .e(st),
          .q(d data2));
  ff ff_3(.data(d_data2),
          .e(st),
          .q(data_out));
endmodule
```

int interface object.get_width();

DESCRIPTION:


Will return the sum of all widths of the ports in the interface.

[CSL Interconnect Command Summary]

EXAMPLE:

The example shows an interface named p which contains three ports with different widths, and a port named p0. The width of port p0 is set to be equal with width of interface using the commands set_width and $get_width()$.

FIGURE 1.33



CSL CODE

```
csl_interface p{
  csl_port x(output, 2), y(output, 4), z(output, 8);
  p(){}
  };
  csl_unit u{
  p p;
  csl_port p0(input);
  u(){
   p0.set_width(p.get_width());
  }
  };
```

```
string unit_object_name.get_unit_prefix();
DESCRIPTION:
```


Returns the unit_object_name's string_prefix.

[CSL Interconnect Command Summary]

EXAMPLE:

Sets the prefix "box1" for the unit *u*2 using *get_unit_prefix method()*.

FIGURE 1.34 An unit named block1 with 3 instances.



```
CSL CODE
```

```
csl unit d{
csl port d1 i(input), d1 o(output);
d1(){}
};
csl unit d2{
csl port d2 i(input), d2 o(output);
d2(){}
};
csl unit u1{
csl port v1 i(input), v1 o(output);
csl_signal v1, v12;
d1 d1(.d1_i(v1),.d1_o(v12));
u1(){}
};
csl unit u2{
csl port v2 i(input), v2 o(output);
csl_signal v12, v2;
d2 d2(.d2 i(v12),.d2 o(v2));
u2(){}
};
csl unit block{
csl signal v11, v112, v12;
u1 u1(.v1 i(v11),.v1 o(v112));
u2 u2(.v2 i(v112),.v2 o(v12));
block(){
u1.set unit prefix("box1");
u2.set unit prefix(
                                         LOCAL ONLY); }
```

};

VERILOG CODE

```
string signal_object_name.get_signal_prefix();
DESCRIPTION:
```


Returns the signal_prefix and the port_prefix previously set by the set_signal_prefix() command.

[CSL Interconnect Command Summary]

EXAMPLE:

The example shows who to set a prefix to a signal named v12 using get_signal_prefix() method.

FIGURE 1.35 An unit named block1 with 3 instances.



CSL CODE

```
csl unit d1{
csl port d1 i(input), d1 o(output);
d1(){}
};
csl unit d2{
csl_port d2 i(input), d2 o(output);
d2(){}
};
csl unit u1{
csl port v1 i(input), v1 o(output);
csl signal v1, v12;
d1 d1(.d1_i(v1),.d1_o(v12));
v12.set signal prefix("uv2");
v1.set signal prefix(v12.
                                              );
}
};
csl unit u2{
csl port v2 i(input), v2 o(output);
csl signal v12, v2;
d2 d2(.d2 i(v12),.d2 o(v2));
u2(){
v12.set signal prefix("uv2");
v2.set signal prefix(
                                              );
    }
};
```

Fastpath Logic Inc.

Chapter 1

```
csl_unit block{
  csl_signal v11,v112,v12;
  u1 u1(.v1_i(v11),.v1_o(v112));
  u2 u2(.v2_i(v112),.v2_o(v12));
  block() {
  set_unit_prefix("box1");
  }
};
```

VERILOG CODE

```
string signal_object_name.get_signal_prefix_local();
DESCRIPTION:
```


Returns the local signal prefixes that have been set by a previous set_signal_prefix_local() command. This command does not affect ports (ports are not local signals).

[CSL Interconnect Command Summary]

EXAMPLE:

Sets a local prefix "uv2" for signal v2 using the get_signal_prefix_local() method.

FIGURE 1.36 An unit named block1 with 3 instances.



CSL CODE

```
csl_unit d1{
csl port d1 i(input), d1 o(output);
d1(){}
};
csl unit d2{
csl port d2 i(input), d2 o(output);
d2(){}
};
csl unit u1{
csl_port v1 i(input), v1 o(output);
csl signal v1, v12;
d1 d1(.d1 i(v1),.d1 o(v12));
u1(){
v12.set signal prefix("uv2");
v1.set signal prefix local("uv");
 }
};
csl unit u2{
csl port v2 i(input), v2 o(output);
csl signal v12, v2;
d2 d2(.d2 i(v12),.d2 o(v2));
u2(){
v12.set signal prefix local("uv2");
v2.set signal prefix local(
                                                          );
```

```
};
csl_unit block{
csl_signal v11,v112,v12;
u1 u1(.v1_i(v11),.v1_o(v112));
u2 u2(.v2_i(v112),.v2_o(v12));
block(){
    set_unit_prefix("box1");
    }
};
VERILOG CODE
```

```
[(interface_name.)+]register_ios(input|output [,
.reset[_](optional_reset), reset_value][,.en(optional_enable)]);
DESCRIPTION:
```

The register IOS (Inputs/Outputs) command applies to units and allows for inputs/outputs to be registered with flip-flops.

The command can be called on all ports/interfaces of a unit or it can specify a certain interface and it will apply only to that particular interface and contained interfaces (if any).

Only input and output ports will be affected by this command: inout type will not be registered.

Note: In order for this to work all connectivity elements involved need to have a clock associated to them with the $set_clock()$ method (because each port in the unit's interface can be clocked by a different clock line) otherwise there will be an error.

For the ports with special attributes (clock, en, reset), the register_ios() method doesn't create a flip flop.

Generated verilog code for (always blocks) for the unit with the selected ports according to the specified direction (input/output) is given according to different specified options below:

standard

```
always @(posedge clk) begin
  local_signal <= port_name;
end</pre>
```

optional reset (low true):

```
always @(posedge clk or negedge optional_reset) begin
  if(~optional_reset) begin
    local_signal <= reset_value;
  end
else begin
    local_signal <= <port_name>;
  end
end
```

optional enable and reset (high true reset):

```
always @(posedge clk or posedge optional_reset) begin
  if(optional_reset) begin
   local_signal <= reset_value;
  end
  else if(optional_enable) begin
   local_signal <= port_name;
  end
end</pre>
```

If the <code>register_ios()</code> method is applied to more than one port , in the generated verilog code, for each port there is an <code>always</code> block created.

The local signal (that registers the port) has it's name inferred from the port name like this:


```
port name reg
```

NOTE: if the name exists in the scope append another reg?

EXAMPLE:

In this example the method is applied only for input ports.

FIGURE 1.37



CSL CODE

```
csl unit a{
  csl port p1(input, 4);
  csl port p2 (output, 4);
  csl_port p clk(input);
  a(){
    p_clk.set_attr(clock);
}
};
csl unit top{
  csl_port in1(input,4);
  csl port in2(input, 4);
  csl port out1 (output, 4);
  csl_port out2(output,4);
  csl port clk(input);
  csl signal op res;
  csl signal op en;
  a a0(.p1(in1 reg),.p2(out1),.p clk(clk));
  a a1(.p1(in2 reg),.p2(out2),.p clk(clk));
  top(){
    clk.set_attr(clock);
```

```
set clock(clk);
     }
   };
VERILOG CODE
   module a(p1,
            p2,
             p clk);
   input [3:0] p1;
   output [3:0] p2;
   input p clk;
   endmodule
   module top(in1,
              in2,
               out1,
               out2,
               clk);
   input [3:0] in1;
   input [3:0] in2;
   output [3:0] out1;
   output [3:0] out2;
   input clk;
   wire op res;
   wire op en;
   reg [3:0] in1 reg;
   reg [3:0] in2 reg;
   always @(posedge clk or posedge op res) begin
     if(op res) begin
      in1 reg <= 4'b0000;
     end
    else if(op en) begin
      in1 reg <= in1;</pre>
     end
   end
   always @(posedge clk or posedge op res) begin
     if(op res) begin
      in2 reg <= 4'b0000;
     end
    else if(op en) begin
      in2 reg <= in2;</pre>
```

114 10/9/09

Confidential Copyright © 2007 Fastpath Logic, Inc. Copying in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

```
end
end
a a0(.p1(in1_reg),.p2(out1),.p_clk(clk));
a a1(.p1(in2_reg),.p2(out2),.p_clk(clk));
endmodule
```


EXAMPLE:

In this example the method is applied only for output ports.

FIGURE 1.38

CSL CODE

csl_unit a{



```
csl_port p2(output,4);
  csl_port p_clk(input);
a(){
  p_clk.set_attr(clock);
}
};
csl_unit top{
  csl_port in1(input,4);
  csl_port in2(input,4);
  csl_port out1(output,4);
```

csl_port out2(output,4);
csl_port clk(input);
csl_signal op_res;
csl signal op en;

a a0(.p1(in1),.p2(out1_reg),.p_clk(clk)); a a1(.p1(in2),.p2(out2 reg),.p clk(clk));

csl port p1(input, 4);

10/9/09

top(){

```
clk.set attr(clock);
   set_clock(clk);
   register_ios(output,.reset(op res),0,.en(op en));
   };
VERILOG CODE
   module a(p1,p2,p clk);
     input [3:0] p1;
     input [3:0] p2;
     input p clk;
   endmodule
   module top(in1,in2,out1,out2,clk);
     input [3:0] in1;
     input [3:0] in2;
     output [3:0] out1;
     output [3:0] out2;
     input clk;
     wire op res;
     wire op_en;
     reg [3:0] out1 reg;
     reg [3:0] out2 reg;
     reg [3:0] out1;
     reg [3:0] out2;
   always @(posedge clk or posedge op res) begin
      if(op res) begin
         out1 reg =4'b0000;
      else if(op en) begin
         out1<=out1 reg;
      end
   always @(posedge clk or posedge op res) begin
      if(op res) begin
         out2 reg =4'b0000;
      end
      else if(op_en) begin
         out2<=out1 reg;
      end
   end
```

```
a a0(.p1(in1),.p2(out1_reg),.p_clk(clk));
a a1(.p1(in2),.p2(out2_reg,.p_clk(clk));
endmodule
```

```
generate_individual_rtl_signals(on|off);
DESCRIPTION:
```


When this is set to **on**, as the group "traverses" scopes the autorouter component will generate a port for each signal inside the group. If it is set to **off** (default behaviour), the grouped signals will be "merged" into a single port as they come across scope boundaries, else if the *status* is set to true, the grouped signals will be used as individual ports.

[CSL Interconnect Command Summary]

EXAMPLE:

In the example we have one unit *u* which contains a signal-group *SG* with signals *x_d*, *y_d*, *z_d*. The command *generate_individual_rtl_signals(on)* is used for generate a port for each signal inside the *SG* group.

FIGURE 1.39



CSL CODE

```
csl signal group sg{
   csl signal x d;
   csl_signal y d;
   csl signal z d;
   sq(){
    }
    };
   csl_unit u{
   sg sglinst;
   u(){}
    };
VERILOG CODE
   module u();
     wire sqlinst x d;
     wire sglinst y d;
     wire sglinst z d;
   endmodule
```