## **CHAPTER 1 Company Meeting Handout**


All rights reserved
Copyright ©2006 Fastpath Logic, Inc.
Copying in any form without the expressed written
permission of Fastpath Logic, Inc is prohibited

### 1.1 CSL concepts (23.07.2006)

Three main stages of chip testing:

- RTL (Register Transfer Logic)
- Testbench (TB)
- •C++ simulator (Csim)

FIGURE 1.1 Stages of chip testing



<sup>\*</sup>DUT stands for design under test

### 1.1.1 Interface consistency problem

If the interface of the RTL (the width of a vector) were to unexpectedly be modified by the hardware designer for certain reasons, the testbench and the C++ simulator would run into problems (even crash) and the resulting testing operation will fail. This shows the need to have interface related data (such as vector dimensions) automatically generated (the interface consistency problem)

stall

# 1.1.2 The pipeline process

#### FIGURE 1.2 Generic Pipeline

```
en
                                       en
                                        q2
                         q1
                                                   clk
DFF code:
   class req {
     d,q
     reg() { master_register_array(this) };
     d writeData();
     propagate() { q=d; }
   reset();
   while(1) {
     clk();
     generate();
     propagate();
   postprocessing();
clock signal generation code:
   clk() {
     if(clk!=x) // x is a preset value
        clk++;
```

# 1.1.3 Design repository


clk=0;

A design repossitory is a:

else

- set of specific files which describe our design
- •leaf level units (contain logic)

FIGURE 1.3 Bottom up testing






FIGURE 1.4 Binary file comparison





FIGURE 1.5 Managing memory addresses



7/25/06


Use a STL map to load values into registers

TABLE 1.1

address	register
0	*a
1	*b
2	*c
3	*d

## 1.1.4 General Block diagrams

#### FIGURE 1.6



command line interface

#### FIGURE 1.7

