

A

add_logic(almost_empty,address) 51
add_logic(almost_full,address) 52
add_logic(async_reset) 44
add_logic(credit) 55
add_logic(depth_extend,numeric_expression) 33
add_logic(flow) 58
add_logic(flow_through, numeric_expression) 46
add_logic(output_rd_addr) 54
add_logic(output_wr_addr) 53
add_logic(parallel_input,all | vector_of_addresses) 39
add_logic(parallel_output, all | vector_of_addresses) 38
add_logic(priority_bypass) 31
add_logic(programmable_depth, default_depth) 27
add_logic(pushback) 45
add_logic(rd_credit) 56
add_logic(rd_words,address_range) 40
add_logic(sram_rd) 42
add_logic(sram_wr) 43
add_logic(stall) 47
add_logic(stall_rd_side) 48
add_logic(stall_wr_side) 49
add_logic(sync_fifo|async_fifo) 32
add_logic(width_extend,numeric_expression) 34
add_logic(wr_credit) 57
add_logic(wr_hold, numeric_expression) 35
add_logic(wr_words,address_range) 41

C

csl_fifo fifo_name 24
csl_fifo fifo_name (width,depth) 24

S

set_clock_name(string) 61
set_depth(numeric_expression) 26
set_empty_name(string) 73
set_full_name(string) 71
set_physical_implementation(SRAM | FFA) 30
set_pop_name(string) 69

set_prefix(prefix_name) 37
set_push_name(string) 67
set_rd_clock_name(string) 63
set_rd_data_name(string) 77
set_reset_name(string) 59
set_valid_name(string) 79
set_wr_clock_name(string) 65
set_wr_data_name(string) 75
string fifo_hid.get_clock_name() 62
string fifo_hid.get_empty_name() 74
string fifo_hid.get_full_name() 72
string fifo_hid.get_pop_name() 70
string fifo_hid.get_push_name() 68
string fifo_hid.get_rd_clock_name() 64
string fifo_hid.get_rd_data_name() 78
string fifo_hid.get_reset_name() 60
string fifo_hid.get_valid_name() 80
string fifo_hid.get_wr_clock_name() 66
string fifo_hid.get_wr_data_name() 76