```
Α
add logic(almost empty,address) 51
add logic(almost full,address) 52
add logic(async reset) 44
add logic(credit) 55
add logic(depth extend, numeric expression) 33
add logic(flow) 58
add logic(flow through, numeric expression) 46
add logic(output rd addr) 54
add logic(output wr addr) 53
add logic(parallel input,all | vector of addresses) 39
add logic(parallel output, all | vector of addresses) 38
add logic(priority bypass) 31
add logic(programmable depth, default depth) 27
add logic(pushback) 45
add logic(rd credit) 56
add logic(rd words,address range) 40
add logic(sram rd) 42
add logic(sram wr) 43
add logic(stall) 47
add logic(stall rd side) 48
add logic(stall wr side) 49
add logic(sync fifo|async fifo) 32
add logic(width extend,numeric expression) 34
add logic(wr credit) 57
add logic(wr hold, numeric expession) 35
add logic(wr words,address range) 41
\mathbf{C}
csl fifo fifo name 24
csl fifo fifo name (width,depth) 24
set clock name(string) 61
set depth(numeric expression) 26
set empty name(string) 73
set full name(string) 71
set physical implementation(SRAM | FFA) 30
set pop name(string) 69
```

8/13/07

```
set prefix(prefix name) 37
set push name(string) 67
set rd clock name(string) 63
set rd data name(string) 77
set reset name(string) 59
set valid name(string) 79
set wr clock name(string) 65
set wr data name(string) 75
string fifo hid.get clock name() 62
string fifo hid.get empty name() 74
string fifo hid.get full name() 72
string fifo hid.get pop name() 70
string fifo hid.get push name() 68
string fifo hid.get rd clock name() 64
string fifo hid.get rd data name() 78
string fifo hid.get reset name() 60
string fifo hid.get valid name() 80
string fifo hid.get wr clock name() 66
string fifo hid.get wr data name() 76
```