1.1 Index

```
csl isa element isa obj name 29
Symbols
) 41, 42, 75, 76, 77, 66, 67, 88, 43, 62, 5, 7, 45, 77, 108, 33
)+} 95
41
csl field field name(int upper, int lower 42
csl field field name(bitrange name 77
csl field obj name(num expr, num expr 76
, value}+) 44
memory map page name.add(addressable object,symbol 43
csl field obj name(num expr 75
csl isa field isa field oject(lower, upper 7
csl isa field isa field oject(width 5
vc name.set dut mem(dut name 33
csl port port name(port direction 77
set unit prefix(prefix string 108
33, 77, 45, 88
csl enum enum name {(enum item 95
Α
add logic(almost empty,address) 162
add logic(almost full,address) 163
add logic(async reset) 155
add logic(bypass) 64
add logic(credit) 166
add logic(depth extend,numeric expression) 144
add logic(flow) 169
add logic(flow through, numeric expression) 157
add logic(generate waves, (fsdb | vsd), filename, hid level) 13
add logic(generate waves, filename, type) 15
add logic(output rd addr) 165
add logic(output wr addr) 164
add logic(parallel input, all | vector of addresses) 150
add logic(parallel output, all | vector of addresses) 149
add logic(priority bypass) 142
add logic(programmable depth, default depth) 138
```

```
add logic(pushback) 156
add logic(rd credit) 167
add logic(rd words,address range) 151
add logic(read valid) 57
add logic(sram rd) 153
add logic(sram wr) 154
add logic(stall) 158
add logic(stall rd side) 159
add logic(stall wr side) 160
add logic(sync fifo)async fifo) 143
add logic(width extend,numeric expression) 145
add logic(wr credit) 168
add logic(wr hold, numeric expession) 146
add logic(wr words, address range) 152
add pipestage(pipestage object name) 16
addr obj.add to memory map() 44
object name.add to memory map( 62
address range.set access rights(group,acc right) 41
directive(field group, group name, 67
directive(disconnect register fields from ios, 86
set prefix(string, output|input, 66
. 88
asa 5
associate pipeline(pipeline name1) 13
auto gen memory map() 60
autorouter connect bus to split bus(ON|OFF) 14
В
bitrange object port object name.get bitrange() 87
bitrange object signal object name.get bitrange() 55
bitrange object name) 49
bitrange object name.get lower() 57
bitrange object name.get offset() 56
bitrange object name.get upper() 58
bitrange object name.set offset(numeric expression) 55
branch(list of pipestage names) 25
cell object name cell object name.get cell() 24
```

2

```
cell object name.concat(list of cells) 32
cell object name.set lower index(numeric expression) 26
cell object name.set offset(numeric expression) 30
cell object name.set range(upper limit,lower limit) 25
cell object name.set upper index(numeric expression) 28
cell object name.set width(width numeric expression) 21
cell object name1.set cell(cell object name0) 23
connect(connection object name0,connection object name1) 10
connect enable(enable signal name0) 22
connect stall(stall signal name0) 21
connection object name.connect({.formal connection object name(
actual connection object name)}+) 12
connection object name0.connect(connection object name1) 7
create rtl module() 60
csl bitrange bitrange object name(upper limit, lower limit) 52
csl bitrange bitrange object name1(bitrange obj name0) 53
csl bitrange obj name(num expr) 51
csl cell cell object name 18
csl cell cell object name(upper limit, lower limit) 19
csl cell cell object name(width numeric expression) 20
csl define 17
csl event event object name 92
csl field field name 40
csl fifo fifo name 135
csl fifo fifo name (width,depth) 135
csl for(int i = 0.11
csl interface interface object name 101
csl inv(signal name) 9
csl isa field isa field oject(field object name) 6
csl isa field isa field oject name 4
csl list object name.set attr(csl signal attribute) 70
csl memory map memory map name 59
csl memory map page memory map page name 37
csl multi dim bitrange obj name(multi dim br obj) 60
csl multi dim bitrange obj name(num expr) 59
csl parameter parameter name (default value) 105
csl pipeline pipeline name(number of stages) 4
```

```
csl pipestage pipestage object name() 15
csl port port name(port hierarchical identifier) 79
csl port attr port object name.get attr() 99
csl port type port object name.get type() 94
csl rd interface ifc name 33
csl register file register file name 53
csl signal signal object name 42
csl signal signal object name0(signal object name1) 43
csl signal attr signal object name.get attr() 68
csl signal group signal group name 72
csl signal pattern generator sign pattern gen name 36
csl signal type signal object name.get type() 64
csl state data state data object name 32
csl testbench testbench object name 5
csl unit unit name 76
csl vector vector object name(width) 38
csl wr interface ifc name 37
D
directive(name register,register address,register name) 89
enum get endianess() 56
event object name.add equation(boolean expresion) 93
exp(base, constant numeric expression) 13
field obj name.add allowed range(num expr,num expr) 73
field obj name.get enum() 85
field obj name.get lower() 80
field obj name.get offset() 79
field obj name.get upper() 81
field obj name.get value() 87
field obj name.get width() 82
field obj name.set enum(enum name) 83
field obj name.set enum item(enum item name) 84
field obj name.set offset(num expr) 78
field obj name.set value(num expr) 86
foreach a (pc, id, rf) {} 14
```

4 8/14/07

```
G
gen decoder(csl unit unit object name) 28, 36
generate decoder(csl unit some unit) 46
generate decoder(decoder unit name) 70
get data word width() 67
get pipeline latency(in0, outn) 32
, 62
Η
hid path to dut instance1 name.set dut mem init(binary value | hex value |
random) 18
I
i \le 7 > 11
i++) {} 11
inline code(code statements) 28
inline file(pipestage name, file name) 27
directive(connect register field to ios, 88
int bitrange object name.get width() 54
int cell object name.get lower index() 27
int cell object name.get offset() 31
int cell object name.get upper index() 29
int cell object name.get width() 22
int get alignment() 54
int get data word width() 51
int get depth() 56
int get lower bound() 48
int get max num vectors() 40
int get simulation timeout count() 12
int get symbol length() 58
int get transaction timeout count() 8
int get upper bound() 49
int get width() 55
int port object name.get lower() 90
int port object name.get upper() 91
int port object name.get width() 84
int signal name.get lower index() 58
int signal object name.get upper() 59
int signal object name.get width() 52
```

```
int vc name.get vc id() 27
int vc name.get vc max num states() 36
csl field field name(41
interface name.reverse() 103
interface object) 82
ir.inst fmt name.field name.connect(signal name) 72
ir.instr.field.create signal(signal name) 71
isa field obj.set type( opcode | subopcode | address | selector | constant | unused |
reserved) 8
isa field obj name.add allowed range(num expr, num expr) 27
isa field obj name.get enum() 22
isa field obj name.get enum item(enum item name) 23
isa field obj name.get lower() 16
isa field obj name.get mnemonic() 14
isa field obj name.get name() 13
isa field obj name.get offset() 12
isa field obj name.get type() 15
isa field obj name.get upper() 17
isa field obj name.get value() 26
isa field obj name.get width() 18
isa field obj name.set enum(enum name) 19
isa field obj name.set enum item(enum item name) 20
isa field obj name.set mnemonic(string) 10
isa field obj name.set name(string) 9
isa field obj name.set offset(num expr) 11
isa field obj name.set value(num expr) 25
list 1 = \{p, q\} 10
log(numeric expression) 16
match pipeline latency(in0, outn, new pipeline name, in10, out1n) 31
41
memory map page name.add(memory map page object name) 47
memory map page name.add address range(lower bound,upper bound) 38
memory map page name.add reserved address range(lower bound,upper bou
nd) 42
memory map page name.set access rights enum(enum name) 64
```

```
memory map page name.set address increment(numeric expression) 39
memory map page name.set next address(numeric expression) 40
merge(list of pipestage names) 26
namespace.any object 15
\mathbf{O}
object multi dim.get dim bitrange(num expr) 64
object multi dim.get dim lower(num expr) 66
object multi dim.get dim offset(num expr) 69
object multi dim.get dim upper(num expr) 67
object multi dim.get dim width(num expr) 62
object multi dim.set dim bitrange(num expr.br obj name) 63
object multi dim.set dim offset(num expr,num expr) 68
object multi dim.set dim range(num expr.num expr.num expr.num expr.) 65
object multi dim.set dim width(num expr,num expr) 61
object name.get lsb(constant numeric expression) 50
object name.get msb(constant numeric expression) 48
object name.set lsb(constant numeric expression) 49
object name.set msb(constant numeric expression) 47
pipestage naming convention(NAMING CONV) 5
unit name.add port list(82
port object name.reverse() 80
port object name.set attr(csl port attr) 97
port object name.set bitrange(bitrange object name) 86
port object name.set range(upper limit, lower limit) 89
port_object_name.set type(csl port type) 92
port object name.set width(numeric expression) 83
set pattern({time 44
R
replicate(new pipeline name) 14
reset init value(init value) 29
rf.event(wr en& wr addr) 94
set alignment(numeric expression) 52
set attribute(PIPELINE ATTR) 11
set clock(signal name) 47
```

```
set clock name(string) 70, 172
set const value(numeric expression) 61
set data word width(numeric expression) 66
set data word width(width) 50
set default value(number) 46
set depth(numeric expression) 137
set empty name(string) 184
set endianess(endianess type) 55
set enum(csl enum enum name) 43
set enum item(identifier) 44
set external(numeric expression, external register port) 63
set field(field name, numeric expression) 62
set field position(field name, numeric expression) 89
set full name(string) 182
set generate waves filename(filename) 16
set generator type(oscillator|clk|pwl) 43
set instance alteration bit(status) 121
set instance name(bus0) 56
set next(field name left, field name right) 90
set next(isa field left field, isa field right field) 34
set next pipestage(pipestage object name, pipestage object name) 18
set number of pipestages(numeric expression) 10
set physical implementation(SRAM | FFA) 141
set pipestage name(name) 20
set pipestage number(n) 19
set pipestage valid input(signal object name) 23
set pipestage valid output(signal object name) 24
set pop name(string) 180
set position(isa field, numeric expression) 33
set prefix(prefix name) 7, 148
set prefix(PREFIX TYPE) 6
set prefix(string "prefix") 7
set prefix(string) 65, 68
set previous(field name right, field name left) 91
set previous(isa field right field, isa field left field) 35
set previous pipestage(pipestage object name,pipestage object name) 17
set push name(string) 178
```

8 8/14/07

```
set rd addr name(string) 78
set rd clock name(string) 174
set rd data name(string) 74, 188
set rd en name(string) 82
set reset(signal name) 48
set reset name(string) 68, 170
set signal prefix(prefix string) 112
set simulation timeout count(numeric expresion) 9
set start signal(signal object name) 45
set suffix(string) 70
set suffix(suffix name) 9
set suffix(suffix TYPE) 8
set symbol max length(numeric expression) 57
set testbench verilog filename(name) 11
set top unit(unit object name) 61
set transaction timeout count(numeric expresion) 7
set type (instr format | instr | root format ) 30
set type(diagnostic | stim expect | serial bus) 6
set type(memory map type) 63
set type(PIPELINE TYPE) 12
set valid name(string) 84, 190
set value(numeric expression) 45
set vc compare trigger(event object | clock signal) 55
set width (numeric expression) 32
set wr addr name(string) 76
set wr clock name(string) 176
set wr data name(string) 72, 186
set wr en name(string) 80
sg add reset(signal object name) 42
sg output sgn name(signal object name) 38
sg set pattern(time | time expresion, value) 40
csl signal signal object name(45, 47, 49
signal group instance.generate individual rtl signals(on|off) 74
signal name.field name.gen decoder(sn) 129
signal name.set width (numeric expression) 51
signal object name.merge(merg op, signal list object name) 124
signal object name.merge(merg op,list of signals) 123
```

```
signal object name.set attr(csl signal attr) 66
signal object name.set bitrange(bitrange object name) 54
signal object name.set range(upper limit, lower limit) 57
signal object name.set type(csl signal type) 61
state element.add pipeline delay(direction, expression) 30
string fifo hid.get clock name() 173
string fifo hid.get empty name() 185
string fifo hid.get full name() 183
string fifo hid.get pop name() 181
string fifo hid.get push name() 179
string fifo hid.get rd clock name() 175
string fifo hid.get rd data name() 189
string fifo hid.get reset name() 171
string fifo hid.get valid name() 191
string fifo hid.get wr clock name() 177
string fifo hid.get wr data name() 187
string get prefix() 8, 69
string get suffix() 71
string register file hid.get clock name() 71
string register file hid.get rd addr name() 79
string register file hid.get rd data name() 75
string register file hid.get rd en name() 83
string register file hid.get reset name() 69
string register file hid.get valid name() 85
string register file hid.get wr addr name() 77
string register file hid.get wr data name() 73
string register file hid.get wr en name() 81
string str = string 12
string unit object name.get signal prefix() 114
string unit object name.get signal prefix local() 118
string unit object name.get unit prefix() 110
unit name #(parameter override value) unit instance name 106
                                instance name).add logic(unit address decoder,
unit name
address signal name) 128
unit name | unit instance name).set unit id(numeric expression) 126
unit name.add logic(external unit enable) 127
```

10 8/14/07

```
unit name.signal prefix(string) 116
unit object name.auto connect filter(auto connect filter enum) 6
unit object name.set auto router(ar flag) 4
upper limit, lower limit) 47
vc name.set compare trigger(event object | clock signal) 42
vc name.set cpp vector rd name("name") 58
vc name.set cpp vector wr name("name") 59
vc name.set file name(name) 52
vc name.set max num(numeric expression) 19
vc name.set max num of transaction events(numeric expression) 16
vc name.set model(cpp|tb) 57
vc name.set output filename(filename) 49
vc name.set radix(binary|hex) 31
vc name.set tb compare filename(filename) 35
vc name.set vc capture edge type(rise|fall) 10
vc name.set vc capture event(event) 12, 23
vc name.set vc clock name(signal object name) 9
vc name.set vc comment(String) 39
vc name.set vc compare event(event object name | clock object name) 24
vc name.set vc compare trigger(event object | clock signal) 60
vc name.set vc cpp rd name("function name") 53
vc name.set vc cpp wr name("function name") 54
vc name.set vc end generation trigger(event) 14
vc name.set vc event(clk | signal expression) 43
vc name.set vc id(numeric expresion) 26
vc name.set vc max error count(numeric expression) 61
vc name.set vc max number of capture events(number) 15
vc name.set vc max number of mismatches(number) 18
vc name.set vc module name(module name) 21
vc name.set vc name(bus unit) 37
vc name.set vc name(string) 29
vc_name.set vc output filename(filename) 22
vc name.set vc reset(signal object name) 45
vc name.set vc stall name(name) 11
vc name.set vc start generation trigger(event) 13
vc name.set vc time out(number) 20
```

vector_name.add_signal(signal_object) 47 vector_name.add_signal_group(signal_group_name) 48