Register types: Action register

Atomic register

```
add_logic(lock_bit);
csl_bool get_lock_bit();
```

DFF register

Event register

Interrupt register

```
set_mask(numeric_expression);
```

LFSR register

```
set_feedback_mask(numeric_expression);
set feedback element(feedback element);
```

Shift register

```
add_logic(shift_direction, left | right);
add_logic(shift_amount,numeric_expression);
set final shift value(numeric expression);
```

Semaphore register

Statistic register

Status register

```
set_mask(numeric_expression);
```


Table

```
csl_rom table_name;csl_rom table_name;
add_value(address,numeric_expression);
csl_column column_name(object_type,num_elements);
csl_row row_name(object_type,num_elements);
add_column(column_name);
add_row(row_name);
matrix(obj,x_dim,y_dim);
```

add_logic(lock_bit); DESCRIPTION:

Connect the lock signal to the lock enable bit in the atomic register. A lock bit locks a register and sets a number associated with the processor that locked the register. Only that processor can unlock the register. The lock bit is toggled

FIGURE 1.1 An atomic register



csl_register regA{

EXAMPLE:

Create an atomic register and connect a signal to the lock bit

CSL CODE

```
regA(){
       set type(atom);
       set width(8);
       add_logic(lock_bit);
   };
VERILOG CODE
   //AV
   module atom_reg(en,rst,clk,data_in,data_out);
       input en, rst, clk;
       reg lock bit;
       input [7:0] data_in;
       output [7:0] data out;
       reg [7:0] data out;
       always @(en) begin lock_bit = en; end
       always @(posedge clk or negedge rst) begin
           if(!rst) begin data out = 8'b0; end
           else if (!lock bit) begin data out = data in; end
       end
   endmodule
```

```
csl bool get lock bit();
DESCRIPTION:
Return the value of the lock bit flag.
EXAMPLE:
Create two atomic registers and connect same signal to the lock bit
CSL CODE
   csl_register regA{
     regA(){
       set_type(dff);
       set width(8);
       add_logic(lock_bit);
     }
   };
   csl register regB{
     regB(){
       set type(dff);
       set width(8);
       set lock enable bit(regA.get lock enable bit());
   };
VERILOG CODE
   //AV
   module atom_reg(en,rst,clk,data_in,data_out);
       input en, rst, clk;
       reg lock bit;
       input [7:0] data_in;
       output [7:0] data out;
       reg [7:0] data out;
       always @(en) begin lock_bit = en; end
       always @(posedge clk or negedge rst) begin
            if(!rst) begin data_out = 8'b0; end
            else if(!lock bit) begin data out = data in; end
       endendmodule
```

1.0.0.0.1 Control register

1.0.0.0.2 DFF register


1.0.0.0.3 Event register

1.0.0.0.4 Interrupt register

```
set mask(numeric expression);
```

DESCRIPTION:

The interrut mask register is used to select/enable the active interrupts in the interrupt register.



EXAMPLE:

Create an interrupt register and set a mask for is

CSL CODE

```
csl_register reg_int{
    reg int(){
       set_type(int);
       set width(8);
       set mask(8'b01101110);
   };
VERILOG CODE
   //AV
   `define MASK 8'b01101110
   module int reg(rst,clk,en,int in,int out);
```

4 8/15/07 Confidential Copyright © 2007 Fastpath Logic, Inc. Copying in any form

```
integer i;
    input rst, clk, en;
    input [7:0] int_in;
    output int out;
    reg int_out;
    reg out;
    reg [7:0] var;
    always @(posedge clk or negedge rst) begin
        if(!rst) begin var = 8'b0; end
        else if(en) begin
            var = `MASK & int_in;
            for (i=0; i<8; i=i+1) begin out = out | var[i]; end
        end
        int_out = out;
    end
endmodule
```

1.0.0.0.5 LFSR register

8/15/07 5


```
set_feedback_mask(numeric_expression);
DESCRIPTION:
```

The feedback mask decides which bits from the LFSR are connected to the loop.

EXAMPLE:

Create a 5-bit LFSR register with 2 bits connected to the loop.

FIGURE 1.2 A LFSR register with the feedback mask



```
reg lfsr(){
       set type(lfsr);
       set width(5);
       set feedback mask(5'b10010);
   };
VERILOG CODE
   //AV
   module LFSR 5bit(clk,rst,out);
       input clk,rst;
       output [4:0] out;
       reg [4:0] out;
       reg [4:0] lfsr req;
       reg fdb out;
       always @(posedge clk or negedge rst) begin
            if(!rst) begin lfsr reg = 8'b00001; end
            else begin
                fdb out = lfsr reg [4] ^ lfsr reg [1];
                lfsr reg = lfsr reg << 1;</pre>
                lfsr reg [0] = fdb out;
            end
            out = lfsr reg;
       end
   endmodule
```

6 8/15/07

```
set_feedback_element(feedback_element);
DESCRIPTION:
```

Sets the elements that are used in the feedback of the LFSR. Feedback comes from a selection of bits from the register and constitutes either XORing or XNORing these bits and the output of the feedback is connected with the input of the register (with the least semnificant bit). If is not specified, the feedback elements will be with XOR by default.


TABLE 1.1 Feedback elements

Feedback element	Description
xor	the bits that create the feedback are XORed toghether
xnor	the bits that create the feedback are XNORed toghether

EXAMPLE:

Create a 6-bit LFSR register with 3 bits connected to the loop.

FIGURE 1.3 A LFSR register with the feedback mask



```
CSL CODE
```

```
csl register reg lfsr{
     reg_lfsr(){
       set type(lfsr);
       set width(5);
       set feedback element(xnor);
   };
VERILOG CODE
   //AV
   module LFSR_6bit(clk,rst,out);
       input clk,rst;
       output [5:0] out;
       reg [5:0] out;
       reg [5:0] lfsr_reg;
       reg fdb out;
       always @(posedge clk or negedge rst) begin
           if(!rst) begin lfsr reg = 8'b000001; end
           else begin
```

```
fdb_out = lfsr_reg [5] ^ lfsr_reg [1] ^ lfsr_reg [0];
    lfsr_reg = lfsr_reg << 1;
    lfsr_reg [0] = ~fdb_out;
    end
    out = lfsr_reg;
    end
endmodule</pre>
```

1.0.0.0.6 Shift register

8 8/15/07

```
add logic(shift direction, left | right);
DESCRIPTION:
Sets the type of the register_shifter_object_name register. The shifter types are showed in the Table
7.12
EXAMPLE:
Create a logical shift register with 8-bit wide.
FIGURE 1.4 Logical left shifter will shift until the given value.
initial value:
             0
                             0
                                0
    left shift
 final value:
CSL CODE
   csl_register shift1{
      shift1(){
        set type(lfsr);
        set width(8);
        set init val(8'b00000001);
        add_logic(shift_direction, left);
   };
VERILOG CODE
   //AV
   module shift 1X8(clk,sr out,rst);
        parameter init val = 8'b00000001;
        parameter final_val = 8'b00001000;
        input clk, rst;
        output [7:0] sr out;
        reg [7:0] sr out;
        always @(posedge clk or negedge rst) begin
            if (!rst) begin sr out = init val; end
            else if(sr out != final val) begin sr out = sr out << 1; end</pre>
        end
   endmodule
```

```
add_logic(shift_amount, numeric_expression);
DESCRIPTION:
```

Set the number of bits to be shifted for a shifter.

EXAMPLE:

Create a shift register that will shift to the left. The number of bits that be shifted is set by set_shift_amount command.

```
FIGURE 1.5 A shift register
```

```
sh << en en_sgn rst_sgn
```

CSL CODE

```
csl_register shift1{
    shift1() {
        set_type(lfsr);
        set_width(8);
        set_shift_type(shl);
        set_shift_amount(2);
        set_reset_value(1);
        set_final_shift_value(8'b01000000);
    }
};
```

VERILOG CODE

```
//AV
module shifter_by_2(rst_sgn,clk,en_sgn,out);
    parameter reset val = 8'b00000001;
    parameter final val = 8'b01000000;
    parameter amount = 2;
    input rst sgn, clk, en sgn;
    output [7:0] out;
    reg [7:0] out;
    reg [7:0] o;
    integer i;
    always @(posedge clk or negedge rst sqn) begin
    if(!rst sgn) begin
        out = reset_val;
        var = reset val;
    end
       if (en sgn) begin
```

for(i=0; i<amount; i=i+1) begin</pre>

10

```
var = var << 1;
end
end
out = var;
end
endmodule</pre>
```

```
set final shift value(numeric expression);
DESCRIPTION:
Set the stop shifting value.
EXAMPLE:
Create a logical shift register with 8-bit wide witch will shift until the final value.
FIGURE 1.6 Logical left shift until the given value.
            MSB
                                  LSB
initial value:
                                   1
    left shift
 final value:
CSL CODE
   csl register shift1{
      shift1(){
        set type(lfsr);
        set width(8);
        set_shift_type(shl);
        set_shift_amount(2);
        set reset value(1);
        set final shift value(8'b01000000);
   };
VERILOG CODE
   //AV
   module shift 1X8(clk, sr out);
        parameter init val = 8'b00000001;
        parameter final val = 8'b00001000;
        input clk;
        output [7:0] sr_out;
        reg [7:0] sr_out;
        always @(posedge clk) begin
             if(sr out != final val) begin sr out = sr out << 1; end</pre>
        end
endmodule
```

1.0.0.0.7 Semaphore register

12 8/15/07

1.0.0.0.8 Statistic register

1.0.0.0.9 Status register

set mask(numeric expression);


DESCRIPTION:

The mask decides which bits from the STATUS register can be read/written.

EXAMPLE:

Create a status register and set a mask to read the carry flag value.

FIGURE 1.7 A status register with mask



C = carry flag Z = zero flag S = sign flag

CSL CODE

```
csl_register shift1{
    shift1() {
    set_type(status);
    set_width(8);
    set_mask(8'b10000000);
    }
};

VERILOG CODE
    //AV
    'define ST_REG_MASK 8'b10000000
    module st_reg(st_out);
    output [7:0] st_reg;
endmodule
```

csl_rom table_name;

DESCRIPTION:

Create a new csl rom called A table can be used to group some informations in it.

EXAMPLE:

Create the data_table table.

FIGURE 1.8 A csl rom



```
CSL CODE
//AV
csl_rom data_table;
VERILOG CODE
//AV
```

add_value(address, numeric_expression);

DESCRIPTION:

Adds a value to a specified address in the rom table.

EXAMPLE :

csl_table table_name;

DESCRIPTION:

Create a new csl_table called A table can be used to group some informations in it.

EXAMPLE:

Create the data_table table.

FIGURE 1.9 A csl table



```
CSL CODE
    //AV
    csl_table data_table;
VERILOG CODE
    //AV
```

```
csl_column column_name(object_type,num_elements);
DESCRIPTION:
Create a new csl_column called first_column. Multiple columns can be used to create a table.
EXAMPLE:
Create the first_column column.

FIGURE 1.10 A csl_column

first column

CSL CODE
    //AV
    csl_column first_column;
VERILOG CODE
    //AV
```

```
csl_row row_name(object_type,num_elements);
DESCRIPTION:
Create a new csl_row called first_row. Multiple rows can be used to create a table.
EXAMPLE:
Create the first_row row.
FIGURE 1.11 A csl_row

first
row

CSL CODE
//AV
csl_column first_column;
VERILOG CODE
//AV
```

add_column(column_name);

DESCRIPTION:


Adds a column called column_name to the table called

EXAMPLE:

Create a csl_table called *data_table* and a csl_column called *first_column* and then add the column to the table.

FIGURE 1.12 Add a column to a table

data table



CSL CODE

```
//AV
```

```
csl_table data_table;
csl_column first_column;
data_table.add column(first_column);
```

```
add row(row name);
```

DESCRIPTION:


Adds a row called row_name to the table called

EXAMPLE:

Create a csl table called data_table and a csl row called first_row and then add the row to the table.

FIGURE 1.13 Add a row to a table

data_table



```
CSL CODE
    //AV
    csl_table data_table;
    csl_column first_column;
    data table.add column(first column);
```

matrix(obj,x_dim,y_dim);
DESCRIPTION:
Obj can be a table
EXAMPLE:
CSL CODE
 //csl code goes here