Register types: Action register

Atomic register

```
add_logic(lock_bit);
csl_bool get_lock_bit();
```

DFF register

Event register

Interrupt register

```
set mask (numeric expression);
```

LFSR register

```
set_feedback_mask(numeric_expression);
set feedback element(feedback element);
```

Shift register

```
add_logic(shift_direction, left | right);
add_logic(shift_amount,numeric_expression);
set final shift value(numeric expression);
```

Semaphore register

Statistic register

Status register

```
set mask(numeric expression);
```

Table

```
csl_rom table_name;csl_rom table_name;
add_value(address,numeric_expression);
csl_column column_name(object_type,num_elements);
csl_row row_name(object_type,num_elements);
add_column(column_name);
add_row(row_name);
matrix(obj,x dim,y dim);
```

<pre>add_logic(serial_input); add_logic(serial_output); add_logic(init[,init_value]); add_logic(clear[,clear_value]); add_logic(gray_output); add_logic(stop,stop_value); add_logic(direction_control);</pre>	
<pre>add_logic(init[,init_value]); add_logic(clear[,clear_value]); add_logic(gray_output); add_logic(stop,stop_value);</pre>	<pre>add_logic(serial_input);</pre>
add_logic(clear[,clear_value]); add_logic(gray_output); add_logic(stop,stop_value);	<pre>add_logic(serial_output);</pre>
add_logic(gray_output); add_logic(stop,stop_value);	<pre>add_logic(init[,init_value]);</pre>
add_logic(gray_output); add_logic(stop,stop_value);	
add_logic(stop,stop_value);	add_logic(clear[,clear_value]);
add_logic(stop,stop_value);	
add_logic(stop,stop_value);	
add_logic(stop,stop_value);	add logic(gray output);
add logic(direction control);	add logic(stop, stop value);
add logic(direction control);	
	<pre>add logic(direction control);</pre>

VERILOG CODE

```
csl list object name.get attributes();
DESCRIPTION:
Returns a list of attributes that are applied to object_name eithin the memory map.
                                                     [ CSL Register Syntax and
Command Summary ]
EXAMPLE:
Create two memory maps that have register file elements.
FIGURE 1.1 Two memory map page with a register file elements
CSL CODE
   csl_register regf{
     regf(){
        set_type(register);
        set width(8);
       set depth(32);
          }
   };
   csl memory map page mpage1{
   regf regf1;
      mpage1(){
      add address range(0,300);
      regf1.set_attributes(read);
       }
   };
   csl memory map page mpage2{
   regf regf2;
      mpage2(){
         add_address_range(0,255);
         regf2.set_attributes(regf1.get_attributes())
   };
```

'define <MMN>_OBJ_NAME_ATTRIBUTES attribute_list;

```
signal_object_name reg_name.get_cnt_dir_signal();
```

Return the name for the signal that drive the count direction.

[CSL Register Syntax and Command Summary]

EXAMPLE:

Create two counter that will count up or down from an initial value. The count direction is driven by a signal.

```
CSL CODE
```

```
csl register reg cnt1{
     reg cnt1(){
       set type(counter);
       set width(8);
       add_logic(direction control);
   };
   csl register reg cnt2{
     reg cnt2(){
       set_type(counter);
       set width(8);
       add logic(direction control);
   };
   csl unit top{
   csl_signal cnt dir signal;
   reg cnt1 reg cnt1(.cnt port(cnt dir signal));
   reg cnt2 reg cnt2(.cnt port(reg cnt1.get cnt dir signal());
   };
VERILOG CODE
   module reg cnt1 (reset, en, clk1, cnt port, count out);
       parameter init val = 8'b0;
       parameter step = 2;
       input reset, en, clk1,cnt port;
       output [7:0] count out;
       reg [7:0] count out;
       always @(posedge clk1 or negedge reset) begin
           if(!reset) begin count out = init val; end
           else if(en) begin
               case (cnt signal)
               0:count out = count out - step;
```

4 10/9/09

```
1:count out = count out + step;
            default:$display("Wrong value for direction");
            endcase
         end
    end
endmodule
module reg cnt2 (reset, en, clk1, cnt port, count out);
   parameter init val = 8'b0;
   parameter step = 2;
    input reset, en, clk1,cnt port;
    output [7:0] count out;
    reg [7:0] count out;
    always @(posedge clk1 or negedge reset) begin
        if(!reset) begin count out = init val; end
        else if(en) begin
            case (cnt signal)
            0:count out = count out - step;
            1:count out = count out + step;
            default:$display("Wrong value for direction");
         end
    end
endmodule
module top ;
wire cnt dir signal;
reg cnt1 reg cnt1(.cnt port(cnt dir signal));
reg cnt2 reg cnt2(.cnt port(cnt dir signal));
endmodule
```

10/9/09 5

add_logic(lock_bit);DESCRIPTION:

Connect the lock signal to the lock enable bit in the atomic register. A lock bit locks a register and sets a number associated with the processor that locked the register. Only that processor can unlock the register. The lock bit is toggled

FIGURE 1.2 An atomic register



csl_register regA{

set type(atom);

regA(){

endmodule

EXAMPLE:

Create an atomic register and connect a signal to the lock bit

CSL CODE

```
set width(8);
       add_logic(lock bit);
   };
VERILOG CODE
   //AV
   module atom reg(en, rst, clk, data in, data out);
       input en, rst, clk;
       reg lock bit;
       input [7:0] data in;
       output [7:0] data out;
       reg [7:0] data out;
       always @(en) begin lock bit = en; end
       always @(posedge clk or negedge rst) begin
           if(!rst) begin data out = 8'b0; end
           else if(!lock bit) begin data out = data in; end
       end
```

```
csl bool get lock bit();
DESCRIPTION:
Return the value of the lock bit flag.
EXAMPLE:
Create two atomic registers and connect same signal to the lock bit
   csl register regA{
     regA(){
       set_type(dff);
       set width(8);
       add_logic(lock bit);
     }
   };
   csl register regB{
     regB(){
       set type(dff);
       set width(8);
       set lock enable bit(regA.get lock enable bit());
     }
   };
VERILOG CODE
   //AV
   module atom reg(en, rst, clk, data in, data out);
       input en, rst, clk;
       reg lock bit;
       input [7:0] data in;
       output [7:0] data out;
       reg [7:0] data out;
       always @(en) begin lock bit = en; end
       always @(posedge clk or negedge rst) begin
            if(!rst) begin data out = 8'b0; end
            else if(!lock bit) begin data out = data in; end
       endendmodule
```

1.0.0.0.1 Control register

1.0.0.0.2 DFF register


1.0.0.0.3 Event register

1.0.0.0.4 Interrupt register

```
set_mask(numeric_expression);
```

DESCRIPTION:

The interrut mask register is used to select/enable the active interrupts in the interrupt register.



EXAMPLE:

Create an interrupt register and set a mask for is

CSL CODE

```
csl_register reg_int{
    reg_int() {
        set_type(int);
        set_width(8);
        set_mask(8'b01101110);
    }
};

VERILOG CODE
//AV
    `define MASK 8'b01101110
    module int_reg(rst,clk,en,int_in,int_out);
```

8 10/9/09

Confidential Copyright © 2007 Fastpath Logic, Inc. Copying in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

```
integer i;
    input rst, clk, en;
    input [7:0] int in;
   output int_out;
    reg int out;
    reg out;
   reg [7:0] var;
    always @(posedge clk or negedge rst) begin
        if(!rst) begin var = 8'b0; end
        else if(en) begin
           var = `MASK & int in;
            for (i=0;i<8;i=i+1) begin out = out | var[i]; end
        end
        int out = out;
    end
endmodule
```

1.0.0.0.5 LFSR register


```
set feedback mask(numeric expression);
DESCRIPTION:
```

The feedback mask decides which bits from the LFSR are connected to the loop.

EXAMPLE:

Create a 5-bit LFSR register with 2 bits connected to the loop.

FIGURE 1.3 A LFSR register with the feedback mask



reg lfsr(){

csl register reg lfsr{

```
set_type(lfsr);
       set width(5);
       set_feedback_mask(5'b10010);
   };
VERILOG CODE
   //AV
   module LFSR 5bit(clk,rst,out);
       input clk,rst;
       output [4:0] out;
       reg [4:0] out;
       reg [4:0] lfsr reg;
       reg fdb out;
       always @(posedge clk or negedge rst) begin
            if(!rst) begin lfsr reg = 8'b00001; end
            else begin
                fdb out = lfsr reg [4] ^ lfsr reg [1];
                lfsr reg = lfsr reg << 1;</pre>
                lfsr reg [0] = fdb out;
            end
            out = lfsr reg;
       end
   endmodule
```

```
set_feedback_element(feedback_element);
DESCRIPTION:
```

Sets the elements that are used in the feedback of the LFSR. Feedback comes from a selection of bits from the register and constitutes either XORing or XNORing these bits and the output of the feedback is connected with the input of the register (with the least semnificant bit). If is not specified, the feedback elements will be with XOR by default.


TABLE 1.1 Feedback elements

Feedback element	Description
xor	the bits that create the feedback are XORed toghether
xnor	the bits that create the feedback are XNORed toghether

EXAMPLE:

Create a 6-bit LFSR register with 3 bits connected to the loop.

FIGURE 1.4 A LFSR register with the feedback mask



CSL CODE

```
csl_register reg lfsr{
     reg lfsr(){
       set type(lfsr);
       set width(5);
       set feedback element(xnor);
   };
VERILOG CODE
   //AV
   module LFSR 6bit(clk,rst,out);
       input clk,rst;
       output [5:0] out;
       reg [5:0] out;
       reg [5:0] lfsr reg;
       reg fdb out;
       always @(posedge clk or negedge rst) begin
           if(!rst) begin lfsr reg = 8'b000001; end
           else begin
```

```
fdb_out = lfsr_reg [5] ^ lfsr_reg [1] ^ lfsr_reg [0];
    lfsr_reg = lfsr_reg << 1;
    lfsr_reg [0] = ~fdb_out;
    end
    out = lfsr_reg;
    end
endmodule</pre>
```

1.0.0.0.6 Shift register

12 10/9/09

```
add logic(shift direction, left | right);
DESCRIPTION:
Sets the type of the register_shifter_object_name register. The shifter types are showed in the Table
7.12
EXAMPLE:
Create a logical shift register with 8-bit wide.
FIGURE 1.5 Logical left shifter will shift until the given value.
initial value:
              0
                               0
    left shift
 final value:
CSL CODE
    csl_register shift1{
      shift1(){
        set_type(lfsr);
        set width(8);
        set init val(8'b00000001);
        add_logic(shift direction, left);
      }
```

; VERILOG CODE

endmodule

```
//AV
module shift_1X8(clk,sr_out,rst);
   parameter init_val = 8'b000000001;
   parameter final_val = 8'b00001000;
   input clk, rst;
   output [7:0] sr_out;
   reg [7:0] sr_out;
   always @(posedge clk or negedge rst) begin
        if (!rst) begin sr_out = init_val; end
        else if(sr_out != final_val) begin sr_out = sr_out << 1; end
   end</pre>
```

```
add_logic(shift_amount, numeric_expression);
DESCRIPTION:
```

Set the number of bits to be shifted for a shifter.

EXAMPLE:

Create a shift register that will shift to the left. The number of bits that be shifted is set by set_shift_amount command.

FIGURE 1.6 A shift register

```
sh << en en_sgn rst_sgn
```

CSL CODE

```
csl_register shift1{
    shift1() {
        set_type(lfsr);
        set_width(8);
        set_shift_type(shl);
        set_shift_amount(2);
        set_reset_value(1);
        set_final_shift_value(8'b01000000);
    }
};
```

VERILOG CODE

```
module shifter_by_2(rst_sgn,clk,en_sgn,out);
   parameter reset_val = 8'b00000001;
   parameter final_val = 8'b01000000;
   parameter amount = 2;
   input rst_sgn, clk, en_sgn;
```

```
integer i;
always @(posedge clk or negedge rst_sgn) begin
```

if(!rst_sgn) begin
 out = reset_val;
 var = reset_val;
end

if (en sqn) begin

output [7:0] out;
reg [7:0] out;
reg [7:0] o;

for(i=0; i<amount; i=i+1) begin</pre>

14 10/9/09 Confidential Copyright © 2007 Fastpath Logic, Inc. Copying in any form

```
var = var << 1;
end
end
out = var;
end
endmodule</pre>
```

```
set_final_shift_value(numeric expression);
DESCRIPTION:
Set the stop shifting value.
EXAMPLE:
Create a logical shift register with 8-bit wide witch will shift until the final value.
FIGURE 1.7 Logical left shift until the given value.
            MSB
                                  LSB
initial value:
                                   1
    left shift
 final value:
CSL CODE
   csl register shift1{
      shift1(){
        set_type(lfsr);
        set width(8);
        set_shift_type(shl);
        set shift amount(2);
        set reset value(1);
        set final shift value(8'b01000000);
   };
VERILOG CODE
   //AV
   module shift 1X8(clk,sr out);
        parameter init val = 8'b00000001;
        parameter final val = 8'b00001000;
        input clk;
        output [7:0] sr out;
        reg [7:0] sr out;
        always @(posedge clk) begin
            if(sr out != final val) begin sr out = sr out << 1; end</pre>
        end
endmodule
```

1.0.0.0.7 Semaphore register

16 10/9/09

1.0.0.0.8 Statistic register

1.0.0.0.9 Status register


```
set_mask(numeric_expression);
```

The mask decides which bits from the STATUS register can be read/written.

EXAMPLE:

Create a status register and set a mask to read the carry flag value.

FIGURE 1.8 A status register with mask



C = carry flag Z = zero flag S = sign flag

CSL CODE

```
csl_register shift1{
    shift1() {
        set_type(status);
        set_width(8);
        set_mask(8'b10000000);
    }
    };

VERILOG CODE
    //AV
    'define ST_REG_MASK 8'b10000000
    module st_reg(st_out);
        output [7:0] st reg;
```

endmodule

csl_rom table name;

DESCRIPTION:

Create a new csl rom called A table can be used to group some informations in it.

EXAMPLE:

Create the data_table table.

FIGURE 1.9 A csl rom



```
CSL CODE
    //AV
    csl_rom data_table;
VERILOG CODE
    //AV
```

add_value(address, numeric expression);

DESCRIPTION:

Adds a value to a specified address in the rom table.

EXAMPLE :

```
csl_table table_name;

DESCRIPTION:
Create a new csl_table called A table can be used to group some informations in it.

EXAMPLE:
Create the data_table table.

FIGURE 1.10 A csl_table

data_table

CSL CODE

//AV

csl_table data_table;

VERILOG CODE

//AV
```

10/9/09 21

```
csl_column column_name(object_type,num_elements);
DESCRIPTION:
Create a new csl_column called first_column. Multiple columns can be used to create a table.
EXAMPLE:
Create the first_column column.

FIGURE 1.11 A csl_column

first column

CSL CODE
//AV
csl_column first_column;
VERILOG CODE
//AV
```

```
csl_row row name(object type, num elements);
DESCRIPTION:
Create a new csl row called first_row. Multiple rows can be used to create a table.
EXAMPLE:
Create the first_row row.
FIGURE 1.12 A csl_row
         first
         row
CSL CODE
   //AV
   csl_column first column;
VERILOG CODE
   //AV
```

```
add_column(column_name);
```


Adds a column called column_name to the table called

EXAMPLE:

Create a csl_table called *data_table* and a csl_column called *first_column* and then add the column to the table.

FIGURE 1.13 Add a column to a table

data table



CSL CODE

```
//AV
```

```
csl_table data_table;
csl_column first_column;
data table.add column(first column);
```

```
add_row(row_name);
```


Adds a row called row_name to the table called

EXAMPLE:

Create a csl table called data_table and a csl row called first_row and then add the row to the table.

FIGURE 1.14 Add a row to a table

data_table



```
CSL CODE
```

```
//AV
```

```
csl_table data_table;
csl_column first_column;
data table.add_column(first_column);
```

matrix(obj,x_dim,y_dim);
DESCRIPTION:
Obj can be a table
EXAMPLE:
CSL CODE
 //csl code goes here

```
add_logic(serial_input);
    port: input - serial_input
```

The input signal is connected in serial mode with the register.


[CSL Register Syntax and

Command Summary]

EXAMPLE:

Create a shift register that has serial input and paralel output.

FIGURE 1.15 A register with serial input and paralel output



```
CSL CODE
```

```
csl_register reg1{
    reg1() {
        set_type(counter);
        set_width(4);
        add_logic(serial_input);
    }
};

VERILOG CODE
//AV
module shift_serial_input(rst,clk,in,out);
    input in, clk, rst;
    output [3:0] out;
    reg [3:0] out;
    always @(posedge clk or negedge rst) begin
```

if(! rst) begin out = in; end

else begin out = {in,out} >> 1; end

end endmodule

```
add_logic(serial_output);
    port: output - serial_output
```


The output signal is connected in serial mode with the register.

[CSL Register Syntax and Command Summary]

EXAMPLE:

Create a shift register that has serial output and paralel input.

FIGURE 1.16 A register with paralel input and serial output



CSL CODE

```
csl_register reg1{
  reg1() {
    set_type(counter);
    set_width(4);
    add_logic(serial_output);
  }
};
```

VERILOG CODE

```
add_logic(init[,init_value]);
DESCRIPTION:
```


When the init signal is active the memory element is initalized with this value.

[CSL Register Syntax and Command Summary]

EXAMPLE:

Creates a register that have an init signal.

FIGURE 1.17 A register with init signal



CSL CODE

```
csl_register reg1{
  reg1() {
    set_type(register);
    set_width(8);
    add_logic(init,0);
  }
};
```

VERILOG CODE

```
//AV
module reg1(clk,d,q,init);
  parameter init_val = 8'b0;
  input clk;
  input [7:0] d;
  output [7:0] q;
  reg [7:0] q;
  always @(posedge clk) begin
    if(init_sgn) begin q = init_val; end
    else begin q = d; end
  end
endmodule
```

10/9/09 29

```
add_logic(clear[,clear_value]);
DESCRIPTION:
```

After a clear operation the memory element is set to this value.


[CSL Register Syntax and

Command Summary]

EXAMPLE:

Create a registers. The registers will be cleared when the clear signal will be active.

FIGURE 1.18 A register with clear signal.



CSL CODE

```
csl_register reg1{
  reg1() {
    set_type(register);
    set_width(8);
    add_logic(clear,0);
  }
};
```

VERILOG CODE

endmodule

```
//AV
module reg1(clr,clk,in,out);
  parameter clr_val = 8'b0;
  input clr,clk;
  input [7:0] in;
  output [7:0] out;
  reg [7:0] out;
  always @(posedge clk) begin
    if(clr) begin out = clr_val; end
    else begin out = in; end
end
```

30 10/9/09

```
add_logic(gray_output);
    port: output - gray_output
```

Automatical create the counter output port signal with the name *gray_output* for the *counter_reg_name*. The *gray_output* signal is in Gray code and the width is equal with the width of counter register.

[CSL Register Syntax and

Command Summary]

EXAMPLE:

FIGURE 1.19

```
reset r en gray output
```

CSL CODE

```
csl_register cnt_reg{
  cnt_reg() {
    set_type(counter);
    set_width(8);
    add_logic(gray_output);
  }
};
```

VERILOG CODE

```
module register(reset, clk, en, reg_out);
input reset;
input clk;
input en;
output reg [7:0] gray_out;

always @(posedge clk )begin
  if(!reset)
    gray_out =8'b0;
    else
    if(en)
    gray_out=gray_out+8'b00000001;
    end
endmodule
```

```
add_logic(stop,stop_value);
DESCRIPTION:
```

When the counter reaches this value then the counter stops counting and does not reset to the start value until the init signal is asserted.

[CSL Register Syntax and

Command Summary]

EXAMPLE:

Create a counter that count up to 128, and stop value is 50.

```
CSL CODE
```

```
csl register reg cnt{
     reg cnt(){
       set type(counter);
       set width(8);
       add logic(count direction, up);
       add_logic(start_value,1);
       add logic(end value, 128);
       add logic(count amount, 1);
       add_logic(stop, 50);
   };
VERILOG CODE
   //AV
   module cnt up(rst,en1,clk,count out1);
       parameter start val = 8'b0;
       parameter end val = 8'b10000000;
       parameter stop value =8'b00110010;
       input rst, en1, clk;
       output [7:0] count out1;
       reg [7:0] count out1;
       always @(posedge clk or negedge rst) begin
           if(!rst) begin count out1 = start val; end
           else if (en1) begin
                if ((count out1 < end val) && (count out1 == stop value))</pre>
                count out1 = count out1 + 1;
             end
       end
```

endmodule

```
add_logic(direction_control);
    port: input - cnt_dir
```

Create the count direction port with the name cnt_dir for the counter_reg_name counter register.

[CSL Register Syntax and

Command Summary]

EXAMPLE:

Create a counter that will count up or down from an initial value. The count direction is driven by a signal.

FIGURE 1.20 A counter with a signal that will control the count direction

```
cnt_reg
cnt_signal ____cnt_dir en reset
```

csl_register reg cnt{

```
CSL CODE
```

```
reg cnt(){
       set type(counter);
       set width(8);
       add logic(direction control);
     }
   };
   csl unit top{
   csl signal cnt dir signal;
   reg cnt reg cnt(.cnt dir(cnt dir signal));
   top(){}
   };
VERILOG CODE
   //AV
   module reg cnt(reset, en, clk, cnt dir, count out);
       parameter init val = 8'b0;
       parameter step = 2;
       input reset, en, clk, cnt dir;
       output [7:0] count out;
       reg [7:0] count out;
       always @(posedge clk or negedge reset) begin
           if(!reset) begin count out = init val; end
           else if(en) begin
               case (cnt dir)
               0:count out = count out - step;
```

```
1:count_out = count_out + step;
    default:$display("Wrong value for direction");
    endcase
    end
    end
endmodule

module top;
wire cnt_dir_signal;
reg_cnt reg_cnt(.cnt_dir(cnt_dir_signal));
endmodule
```