```
csl_signal signal_object_name;
DESCRIPTION:
```

A signal named signal_object_name is produced. The signal can be created inside or outside a CSL unit's scope. If a signal object is created inside a scope, then it is added to the scope where the declaration occurs. Signals defined in a global scope can be reused in other scopes. Signals cause wires or other nets to be generated. The default type for a signal is wire and the default width is 1.

EXAMPLE:

In this example a simple CSL unit with two signals (default to wire) inside and outside its scope is shown.

FIGURE 1.1 Signals inside and outside unit

```
unit1
    sgn1
                  sgn2
    sgn2
CSL CODE
   //create a unit
   csl unit unit1;
   //create signal outside the unit box, called sgn2
   csl signal sqn2;
   scope unit1 {
     //create a signal inside the unit unit1, called sgn1
     //the signal type is wire
     csl signal sqn1;
     //create a signal inside the unit unit1, called sgn2
     //the signal type is wire
     csl signal sqn2;
   }
VERILOG CODE
   //create signals only inside unit unit1
   module unit1();
     wire sqn1;
     wire sgn2;
   endmodule
```

csl_signal signal_object_name([signal_data_type][,width]); DESCRIPTION:

It creates a signal named <code>signal_object_name</code> with width <code>width</code>. Optionally, the <code>signal_data_type</code> parameter can be specified, setting the type of the signal to reg or wire, tri etc. The parameters are optional and they specify a signal dimension (bitrange) or a signal with a multidimensional range. If no parameters are passed, the instruction will default <code>signal_object_name</code> to a 1 bit wire within the current <code>scope</code> (eg. <code>unit_object_name</code>).

TABLE 1.1 Signal Types

signal_data_type	Description
reg	data type that can store a value
wire	data type that cannot store a value,
	but connects two points
tri	models a net that has multiple
	drivers
tri1	models resistive pullup device
tri0	models resistive pulldown device
triand	same functionality as wand
trior	same functionality as wor
wand	performs an and operation on
	multiple drivers logic
wor	performs an or operation on multi-
	ple drivers logic
supply0	models ground
supply1	models a power supply
trireg	stores a value and is used to model
	charge storage nodes

EXAMPLE:

In this example a signal object and two instances of other units are declared inside the scope of a unit. Then we connect the signal to the instances

FIGURE 1.2 Verilog connections for the example

```
unit_top

unit1_0 bus unit2_0 bus bus
```

```
CSL CODE
   csl unit unit1, unit2, unit top;
   scope unit top {
   //create a single dimension 32 bit wide wire
     csl signal bus (32);
   //add the signal bus1 to the unit box1 as output port
   unit1.add port(output, unit top.bus);
   //note: it is not the same with the signal from unit box1
   unit2.add port(input, unit top.bus);
   scope unit top {
     add instance(unit1, unit1 0(.bus(bus)));
     add instance(unit2, unit2 0(.bus(bus)));
   }
VERILOG CODE
   module unit_top();
     wire [31:0] bus;
     unit1 unit1 0(.bus(bus));
     unit2 unit2_0(.bus(bus));
   endmodule
   module unit1(bus);
     //default type for a signal is wire
     output [31:0] bus;
   endmodule
   module unit2(bus);
     //default type for a signal is wire
     input [31:0] bus;
   endmodule
```

```
csl_signal
signal_object_name([signal_data_type,]upper_limit,lower_limit);
DESCRIPTION:
```

A signal named signal_object_name is produced. The constructor takes as parameters two numeric expressions (upper_limit and lower_limit) that represent the MSB (most significant bit) and LSB (least significant bit) of the bit range associated with the signal. Optionally, the signal_data_type parameter can be specified, setting the type of the signal to signal_data_type(see Signal Types).

EXAMPLE:

In this example a signal object and two instances of other units are declared inside the scope of a unit. Then we connect the signal to the instances

```
CSL CODE
   csl_unit unit1, unit2, unit_top;
   scope unit top {
   //create a single dimension 32 bit wide wire
     csl_signal bus(31,0);
   }
   //add the signal bus to the unit unit1 as output port
   unit1.add port(output, unit top.bus);
   //note: it is not the same with the signal from unit1
   unit2.add port(input, unit top.bus);
   scope unit top {
     add instance(unit1, unit1 0(.bus(bus)));
     add instance(unit2, unit2 0(.bus(bus)));
   }
VERILOG CODE
   module unit_top();
     wire [31:0] bus;
     unit1 unit1 0(.bus(bus));
     unit2 unit2 0(.bus(bus));
   endmodule
   module unit1(bus);
     //default type for a signal is wire
     output [31:0] bus;
   endmodule
   module unit2(bus);
     //default type for a signal is wire
     input [31:0] bus;
   endmodule
```

csl signal

signal_object_name([signal_data_type,]bitrange_object_name);


DESCRIPTION:

It creates a signal named <code>signal_object_name</code> with bitrange <code>bitrange_object_name</code>. Every signal object has a bitrange object attached by default. The default bitrange width for a new created signal is one. If a signal is created and the constructor uses a bitrange object as a parameter, a copy of that bitrange object is associated with the particular signal; the bitrange parameter can be a previously defined bitrange object or it can be an anonymous bitrange (defined on the spot). The format of an anonymuos bitrange is: <code>[upper_index:lower_index]</code> or <code>[lower_index:upper_index]</code> where the words in italic represent integers or integer part of a numeric expression. Optionally, the <code>signal_data_type</code> parameter can be specified by setting the type of the signal to <code>signal_data_type</code>(see Signal Types).

EXAMPLE:

In this example a bitrange object is passed as a parameter to three signal objects' constructors that will then, be used selectively in three different units either as signals or as ports.

FIGURE 1.3



CSL CODE

2/16/07

```
VERILOG CODE
    //AB
    `define BR 7:0

module top();
    wire [`BR] bus1;
    a a0(.sig_in(),.sig_out(bus1));
    b b0(.sig_in(bus1));
endmodule

module a(sig_in,sig_out);
    input [`BR] sig_in;
    output [`BR] sig_out;
    reg [`BR] sig_out;
    wire [`BR] bus1;
endmodule

module b(sig_in);
```

Confidential Copyright © 2006 Fastpath Logic, Inc. Copying in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

Fastpath Logic Inc.

CSL Reference Manual an_csl_interconnect.fm

```
input [`BR] sig_in;
wire [`BR] bus_1;
endmodule
```

```
signal_object_name.set_range(upper_limit, lower_limit);
```

DESCRIPTION:

Set the bitrange for the <code>signal_object_name</code> using the <code>upper_limit</code> and <code>lower_limit</code> delimiters.This method does not have a corresponding get method

EXAMPLE:

In this example signals are assigned custom bit index values so that a wider signal could be connected to a number of concatenated signals.

FIGURE 1.4 Signals concatenation

```
sig_u1 chip
u10 sig_u2 sig_m_in ug0 sig_m_out sig_m
u30 sig_u3
```

```
CSL CODE
```

```
//AB
csl unit chip, u1, u2, u3, ug;
scope chip {
  //creating 4 uninitialized signal objects
  csl signal sig u1, sig u2, sig u3, sig m;
  //setting the range for each signal
  sig u1.set range(11,6);
  sig_u2.set_range(5,2);
  sig u3.set range(1,0);
  sig m.set range(11,0);
  /* creating an additional signal and "linking"
  its properties to sig m */
  sig m in.set bitrange(sig m.get bitrange());
  add port(output, sig m);
}
ug.add port(input,chip.sig m in);
ug.add port(output,chip.sig m);
u1.add port(output, chip.sig u1);
u2.add port(output,chip.sig u2);
u3.add_port(output,chip.sig_u3);
scope chip {
  add instance(ug, ug0);
  add instance(u1, u10);
  add_instance(u2, u20);
```

```
add instance(u3, u30);
     //making the connections
     ug0.sig m in.connect({u10.sig u1,u20.sig u2,u30.sig u3});
     uq0.sig m.connect(sig m);
   }
VERILOG CODE
   //AB
   module chip(sig m);
     output [11:0] sig_m;
     wire [11:6] sig u1;
     wire [5:2] sig u2;
     wire [1:0] sig u3;
     wire [11:0] sig m in;
       u1 u10(.sig u1(sig u1));
       u2 u20(.sig_u2(sig_u2));
       u3 u30(.sig u3(sig u3));
       ug ug0(.sig_m_in(sig_m_in),.sig_m(sig_m));
     assign sig_m_in = {sig_u1,sig_u2,sig u3};
   endmodule
   module u1(sig_u1);
     output [11:6] sig u1;
   endmodule
   module u2(sig u2);
     output [5:2] sig_u2;
   endmodule
   module u3(sig_u3);
     output [1:0] sig u3;
   endmodule
   module ug(sig_m_in,sig_m);
     input [11:0] sig m in;
     output [11:0] sig m;
   endmodule
```

```
signal_object_name.set_lower_index(numeric_expression);
```

DESCRIPTION:

Set the lower index value for the single dimension signal signal_object_name.

EXAMPLE:

2/16/07

In this example, the lower index of a signal can be set explicitly or it can be the result of a get method applied on another object.

FIGURE 1.5 Signals concatenation

```
sig_u1 chip

u10

sig_u2 sig_m_in ug0

u30

sig_u3
```

```
CSL CODE
   //AB
   csl unit chip, u1, u2, u3, ug;
   scope chip {
     //creating 4 uninitialized signal objects
     csl signal sig u1, sig u2, sig u3, sig m;
     sig u2.set range(5,2);
     //setting the range for each signal by specifying each index
     sig u1.set lower index(6);
     sig u1.set upper index(11);
     sig u3.set lower index(sig m.get lower index());
     sig u3.set upper index(sig u2.get lower index()-1);
     sig m.set range(11,0);
     /* creating an additional signal and "linking"
     its properties to sig m */
     sig m in.set lower index(sig m.get lower index());
     sig_m_in.set_upper_index(sig_m.get_upper_index());
     add port(output, sig m);
   ug.add port(input, chip.sig m in);
   ug.add port(output,chip.sig m);
   u1.add port(output, chip.sig u1);
   u2.add port(output,chip.sig u2);
   u3.add port(output,chip.sig u3);
   scope chip {
     add instance(ug, ug0);
```

Confidential Copyright © 2006 Fastpath Logic, Inc. Copying in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

```
add instance(u1, u10);
     add instance(u2, u20);
     add instance(u3, u30);
     //making the connections
     uq0.sig m in.connect({u10.sig u1,u20.sig u2,u30.sig u3});
     ug0.sig m.connect(sig m);
   }
VERILOG CODE
   //AB
   module chip(sig m);
     output [11:0] sig m;
     wire [11:6] sig u1;
     wire [5:2] sig u2;
     wire [1:0] sig u3;
     wire [11:0] sig_m_in;
       u1 u10(.sig u1(sig u1));
       u2 u20(.sig_u2(sig_u2));
       u3 u30(.sig_u3(sig_u3));
       ug ug0(.sig m in(sig m in),.sig m(sig m));
     assign sig m in = {sig u1, sig u2, sig u3};
   endmodule
   module u1(sig u1);
     output [11:6] sig u1;
   endmodule
   module u2(sig u2);
     output [5:2] sig u2;
   endmodule
   module u3(sig u3);
     output [1:0] sig u3;
   endmodule
   module ug(sig m in, sig m);
     input [11:0] sig_m_in;
     output [11:0] sig m;
   endmodule
```

```
int signal_object_name.get_lower_index();
```

DESCRIPTION:

Returns the lower index value for the signal

EXAMPLE:

2/16/07

In this example, the lower index of a signal can be set explicitly or it can be the result of a get method applied on another object.

FIGURE 1.6 Signals concatenation

```
sig_u1 chip

u10

sig_u2 sig_m_in ug0

sig_u3

u30

sig_u3
```

```
CSL CODE
   //AB
   csl unit chip, u1, u2, u3, ug;
   scope chip {
     //create 4 uninitialized signal objects
     csl signal sig u1, sig u2, sig u3, sig m;
     sig u2.set range(5,2);
     //set the range for each signal by specifying each index
     sig u1.set lower index(6);
     sig u1.set upper index(11);
     //using get return values to set indexes
     sig_u3.set_lower_index(sig_m.get_lower_index());
     sig_u3.set_upper_index(sig_u2.get_lower_index()-1);
     sig_m.set_range(11,0);
     /* create an additional signal and "linking"
     its properties to sig m */
     sig_m_in.set_lower_index(sig_m.get_lower_index());
     sig m in.set upper index(sig m.get upper index());
     add port(output, sig m);
   }
   ug.add port(input,chip.sig m in);
   ug.add port(output,chip.sig m);
   u1.add port(output, chip.sig u1);
   u2.add port(output,chip.sig u2);
   u3.add_port(output,chip.sig_u3);
   scope chip {
```

Confidential Copyright © 2006 Fastpath Logic, Inc. Copying in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

```
add instance(ug, ug0);
     add instance(u1, u10);
     add instance(u2, u20);
     add instance(u3, u30);
     //making the connections
     ug0.sig m in.connect({u10.sig u1,u20.sig u2,u30.sig u3});
     uq0.sig m.connect(sig m);
   }
VERILOG CODE
   //AB
   module chip(sig m);
     output [11:0] sig m;
     wire [11:6] sig u1;
     wire [5:2] sig u2;
     wire [1:0] sig u3;
     wire [11:0] sig m in;
       u1 u10(.sig_u1(sig_u1));
       u2 u20(.sig_u2(sig_u2));
       u3 u30(.sig u3(sig u3));
       ug ug0(.sig m in(sig m in),.sig m(sig m));
     assign sig_m_in = {sig_u1, sig_u2, sig_u3};
   endmodule
   module u1(sig u1);
     output [11:6] sig u1;
   endmodule
   module u2(sig u2);
     output [5:2] sig_u2;
   endmodule
   module u3(sig u3);
     output [1:0] sig_u3;
   endmodule
   module ug(sig_m_in,sig_m);
     input [11:0] sig m in;
     output [11:0] sig m;
   endmodule
```

```
signal_object_name.set_upper_index(numeric_expression);
```

DESCRIPTION:

Set the upper index value for the signal.

EXAMPLE:

In this example, the upper index of a signal can be set explicitly or it can be the result of a get method applied on another object.

FIGURE 1.7 Signals concatenation

```
sig_u1 chip

u10

sig_u2 sig_m_in ug0

u30

sig_u3
```

```
CSL CODE
   //AB
   csl unit chip, u1, u2, u3, ug;
   scope chip {
     //create 4 uninitialized signal objects
     csl signal sig u1, sig u2, sig u3, sig m;
     sig u2.set range(5,2);
     //set the range for each signal by specifying each index
     sig u1.set lower index(6);
     //set the upper index value
     sig u1.set upper index(11);
     //using get return values to set indexes
     sig_u3.set_lower_index(sig_m.get_lower_index());
     sig_u3.set_upper_index(sig_u2.get_lower_index()-1);
     siq m.set range(11,0);
     /* create an additional signal and "linking"
     its properties to sig m */
     sig m in.set lower index(sig m.get lower index());
     sig m in.set upper index(sig m.get upper index());
     add port(output, sig m);
   }
   ug.add port(input,chip.sig m in);
   ug.add port(output,chip.sig m);
   u1.add port(output,chip.sig u1);
   u2.add port(output,chip.sig u2);
   u3.add port(output,chip.sig u3);
```

```
scope chip {
     add instance(ug, ug0);
     add instance(u1, u10);
     add instance(u2, u20);
     add instance(u3, u30);
     //making the connections
     ug0.sig m in.connect({u10.sig u1,u20.sig u2,u30.sig u3});
     ug0.sig m.connect(sig m);
   }
VERILOG CODE
   //AB
   module chip(sig m);
     output [11:0] sig m;
     wire [11:6] sig u1;
     wire [5:2] sig u2;
     wire [1:0] sig u3;
     wire [11:0] sig_m_in;
       u1 u10(.sig u1(sig u1));
       u2 u20(.sig u2(sig u2));
       u3 u30(.sig u3(sig u3));
       ug ug0(.sig_m_in(sig_m_in),.sig_m(sig_m));
     assign sig m in = {sig u1,sig u2,sig u3};
   endmodule
   module u1(sig u1);
     output [11:6] sig u1;
   endmodule
   module u2(sig_u2);
     output [5:2] sig u2;
   endmodule
   module u3(sig_u3);
     output [1:0] sig u3;
   endmodule
   module ug(sig m in, sig m);
     input [11:0] sig m in;
     output [11:0] sig m;
   endmodule
```

Confidential Copyright © 2006 Fastpath Logic, Inc. Copyring in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

```
int signal_object_name.get_upper_index();
```

DESCRIPTION:

Return the upper index value for the signal

EXAMPLE:

In this example, the return value of the get_upper_index() method is used to set another upper index. Since the return value is an int, it can also be used in other contexts where an int parameter would be allowed.

FIGURE 1.8 Signals concatenation

```
sig_u1 chip

u10 sig_u2 sig_m_in ug0 sig_m

u30 sig_u3
```

```
CSL CODE
   //AB
   csl unit chip, u1, u2, u3, ug;
   scope chip {
     //create 4 uninitialized signal objects
     csl signal sig u1, sig u2, sig u3, sig m;
     sig u2.set range(5,2);
     sig u1.set lower index(6);
     sig_u1.set_upper_index(11);
     sig u3.set lower index(sig m.get lower index());
     sig u3.set upper index(sig u2.get lower index()-1);
     sig_m.set_range(11,0);
     //using get return values to set indexes
     sig m in.set lower index(sig m.get lower index());
     sig m in.set upper index(sig m.get upper index());
     add port(output, sig m);
   }
   ug.add port(input,chip.sig m in);
   ug.add port(output,chip.sig m);
   u1.add port(output, chip.sig u1);
   u2.add port(output,chip.sig u2);
   u3.add port(output,chip.sig u3);
   scope chip {
     add instance(ug, ug0);
     add instance(u1, u10);
```

```
add instance(u2, u20);
     add instance(u3, u30);
     //making the connections
     uq0.siq m in.connect({u10.siq u1,u20.siq u2,u30.siq u3});
     ug0.sig m.connect(sig m);
   }
VERILOG CODE
   //AB
   module chip(sig m);
     output [11:0] sig m;
     wire [11:6] sig u1;
     wire [5:2] sig u2;
     wire [1:0] sig u3;
     wire [11:0] sig m in;
       u1 u10(.sig_u1(sig_u1));
       u2 u20(.sig u2(sig u2));
       u3 u30(.sig_u3(sig_u3));
       ug ug0(.sig m in(sig m in),.sig m(sig m));
     assign sig m in = {sig u1,sig u2,sig u3};
   endmodule
   module u1(sig u1);
     output [11:6] sig u1;
   endmodule
   module u2(sig_u2);
     output [5:2] sig u2;
   endmodule
   module u3(sig u3);
     output [1:0] siq u3;
   endmodule
   module ug(sig m in, sig m);
     input [11:0] sig m in;
     output [11:0] sig_m;
   endmodule
```

signal_object_name.set_offset(numeric_expression);


DESCRIPTION:

Set the offset value for signal signal_object_name.

EXAMPLE:

In this example

FIGURE 1.9 offset



```
CSL CODE
```

```
//AB
csl_unit chip, u1, u2, u3, ug;
//creating 4 uninitialized signal objects
csl signal sig u1, sig u2, sig u3, sig m;
sig u1.set range(11,6);
sig_u2.set_range(5,2);
sig u3.set range(1,0);
sig m.set range(11,0);
/* creating 2 additional signals and "linking"
their properties to sig m */
sig m in.set bitrange(sig m.get bitrange());
sig m out.set bitrange(sig m.get bitrange());
chip.add port(output, sig m);
//setting the offset for sig m; bitrange becomes [15:4]
chip.sig m.set offset(4);
ug.add_port(input,sig_m_in);
//setting the offsets for sig_m_in and sig_m_out of ug unit
ug.sig m in.set offset(chip.sig m.get offset());
ug.add port(output, sig m out);
ug.sig_m_out.set_offset(chip.sig_m.get_offset());
u1.add port(output, sig u1);
//setting a specific offset for signals sig u1, sig u2 and sig u3
sig u1.set offset(chip.sig m.get offset()+4);
u2.add port(output, sig u2);
```

```
sig u2.set offset(sig u1.get offset());
   u3.add port(output, sig u3);
   sig u3.set offset(sig u1.get offset());
   chip.add instance(ug, ug0);
   chip.add instance(u1, u10);
   chip.add instance(u2, u20);
   chip.add instance(u3, u30);
   //making the connections
   scope chip{
   ug0.sig m in.connect({u10.sig u1,u20.sig u2,u30.sig u3});
   /* the following line may be redundant if
   the autorouter width inference is on */
   ug0.sig m out.connect(sig m);
VERILOG CODE
   //AB
   //the offset values are set
   'define SIG M UPPER 11
   'define SIG M LOWER 0
   'define OFFSET M 4
   'define OFFSET U 8
   'define SIG M UPOF 'SIG M UPPER+'OFFSET M
   'define SIG M LOWOF 'SIG M LOWER+'OFFSET M
   'define SIG U1 UPPER 11
   'define SIG U1 LOWER 6
   'define SIG_U1_UPOF 'SIG_U1_UPPER+'OFFSET_M
   'define SIG U1 LOWOF 'SIG U1 LOWER+'OFFSET M
   'define SIG_U2_UPPER 5
   'define SIG U2 LOWER 2
   'define SIG U1 UPOF 'SIG U1 UPPER+'OFFSET M
   'define SIG U1 LOWOF 'SIG U1 LOWER+'OFFSET M
   module chip(siq m);
     output [11+'OFFSET M:0+'OFFSET M] sig m;
     wire [11+'OFFSET_M:0+'OFFSET_M] sig_connect;
       u1 u10(.sig u1(sig connect[11+'OFFSET M:6+'OFFSET M]));
       u2 u20(.sig u2(sig connect[5+'OFFSET M:2+'OFFSET M]));
       u3 u30(.sig u3(sig connect[1+'OFFSET M:0+'OFFSET M]));
       ug ug0(.sig m in(sig connect),.sig m out(sig m));
```

```
module u1(sig_u1);
  output [11+'OFFSET_U:6+'OFFSET_U] sig_u1;
endmodule

module u2(sig_u2);
  output [5+'OFFSET_U:2+'OFFSET_U] sig_u2;
endmodule

module u3(sig_u3);
  output [1+'OFFSET_U:0+'OFFSET_U] sig_u3;
endmodule

module ug(sig_m_in,sig_m_out);
  input [11+'OFFSET_M:0+'OFFSET_M] sig_m_in;
  output [11+'OFFSET_M:0+'OFFSET_M] sig_m_out;
endmodule
```

```
constant numeric expression signal object name.get offset();
DESCRIPTION:
Return the offset value for a signal
EXAMPLE:
small description of the example.
CSL CODE
   //AB
   csl unit chip, u1, u2, u3, ug;
   //creating 4 uninitialized signal objects
   csl signal sig u1, sig u2, sig u3, sig m;
   sig u1.set range(11,6);
   sig u2.set range(5,2);
   sig u3.set range(1,0);
   sig m.set range(11,0);
   /* creating 2 additional signals and "linking"
   their properties to sig m */
   sig m in.set bitrange(sig m.get bitrange());
   sig m out.set bitrange(sig m.get bitrange());
   chip.add port(output, sig m);
   //setting the offset for sig m; bitrange becomes [15:4]
   chip.sig m.set offset(4);
   ug.add port(input, sig m in);
   //using get() method along with a set method
   ug.sig m in.set offset(chip.sig m.get offset());
   ug.add port(output, sig m out);
   ug.sig_m_out.set_offset(chip.sig_m.get offset());
   u1.add port(output, siq u1);
   //setting a specific offset using get() method
   sig_u1.set_offset(chip.sig_m.get_offset()+4);
   u2.add port(output, sig u2);
   sig u2.set offset(sig u1.get offset());
   u3.add port(output, sig u3);
   sig u3.set offset(sig u1.get offset());
   chip.add instance(ug, ug0);
   chip.add instance(u1, u10);
   chip.add instance(u2, u20);
   chip.add instance(u3, u30);
   //making the connections
```

```
scope chip{
   ug0.sig m in.connect({u10.sig u1,u20.sig u2,u30.sig u3});
   /* the following line may be redundant if
   the autorouter width inference is on */
   ug0.sig m out.connect(sig m);
   }
VERILOG CODE
   //AB
   'define OFFSET_M 4
   'define OFFSET U 8
   module chip(sig m);
     output [11+'OFFSET M:0+'OFFSET M] sig m;
     wire [11+'OFFSET M:0+'OFFSET M] sig connect;
       u1 u10(.sig_u1(sig_connect[11+'OFFSET_M:6+'OFFSET_M]));
       u2 u20(.sig u2(sig connect[5+'OFFSET M:2+'OFFSET M]));
       u3 u30(.sig_u3(sig_connect[1+'OFFSET_M:0+'OFFSET_M]));
       ug ug0(.sig_m_in(sig_connect),.sig_m_out(sig_m));
   endmodule
   module u1(sig_u1);
     output [11+'OFFSET U:6+'OFFSET U] sig u1;
   endmodule
   module u2(sig u2);
     output [5+'OFFSET_U:2+'OFFSET_U] sig_u2;
   endmodule
   module u3(sig_u3);
     output [1+'OFFSET U:0+'OFFSET U] sig u3;
   endmodule
   module ug(sig_m_in,sig_m_out);
     input [11+'OFFSET M:0+'OFFSET M] sig m in;
     output [11+'OFFSET M:0++'OFFSET M] sig m out;
   endmodule
```

2/16/07 21

```
csl_signal_group signal_group_object_name(list_object_name);
DESCRIPTION:
```


create csl signal group

associates an ordered list of signals with the <code>signal_group_object_name</code>. The list object can contain signals, signals with bit ranges, constants, other groups, <code>instance_object_names</code> or interfaces. If an <code>instance_object_name</code> is used as an argument to a <code>csl_signal_group</code> then the port signals in the instance are added to the list of signals which belong to the <code>signal_group_object_name</code>. Since groups are used to conect objects and can traverse multiple levels of hierarchies there may be cases where signals may need to be added or deleted from the group.

EXAMPLE:

Using a signal group to connect multiple signals from transmitting units to a single port in a receiving unit. The top design unit where the component units will get instantiated is generated automatically.

FIGURE 1.10 Grouping signals



```
CSL CODE
```

```
csl unit rx, tx1, tx2, tx3, tx4, tx5, top;
scope top {
  csl signal s1 0,s2 0,s2 1,s1 1,s3 0,s3 1,s4 0,s5 0;
  csl list sig list1(s1 0,s2 0,s2 1,s1 1,s3 0,s3 1,s4 0,s5 0);
 //create the signal group with the previously declared signal list
  csl signal group sqn(sig list1);
}
tx1.add port list(output,csl list(top.s1 0,top.s1 1));
tx2.add port list(output,csl list(top.s2 0,top.s2 1));
tx3.add port list(output,csl list(top.s3 0,top.s3 1));
tx4.add port(output,top.s4 0);
tx5.add port(output,top.s5 0);
//create an input port sqn width wide
rx.add port(input,sgn.get width(),top.sgn);
scope top {
  add instance(rx,rx0(.sgn(sgn));
  add instance(tx1,tx10(.s1 0(s1 0),.s1 1(s1 1));
```

```
add instance(tx2,tx20(.s2 0(s2 0),.s2 1(s2 1));
     add instance(tx3,tx30(.s3 0(s3 0),.s3 1(s3 1));
     add instance(tx4,tx40(.s4 0(s4 0));
     add instance(tx5,tx50(.s5 0(s5 0));
   }
   csl unit rx, tx1, tx2, tx3, tx4, tx5;
   csl signal s1 0,s2 0,s2 1,s1 1,s3 0,s3 1,s4 0,s5 0;
   //will rely on autorouter name inference for connection
   tx1.add_port_list(output,csl_list(s1_0,s1_1));
   tx2.add port list(output,csl list(s2 0,s2 1));
   tx3.add port list(output,csl list(s3 0,s3 1));
   tx4.add_port(output,s4_0);
   tx5.add port(output,s5 0);
   csl list sig list1(s1 0,s2 0,s2 1,s1 1,s3 0,s3 1,s4 0,s5 0);
   //creating the signal group with the previously declared signal list
   csl signal group sgn(sig list1);
   rx.add port(input,sqn.get width(),sqn);
   /*creates an input port sqn width wide and by using the same name
    will rely on autorouter to make the connection */
VERILOG CODE
   `define WIDTH_s1_1 1
   `define WIDTH s2 0 1
   `define WIDTH s2 1 1
   `define WIDTH s3 0 1
   `define WIDTH s3 1 1
   `define WIDTH s4 0 1
   `define WIDTH s5 0 1
   module top();
     wire [`WIDTH s1 0-1:0] s1 0;
     wire [`WIDTH s1 1-1:0] s1 1;
     wire [`WIDTH_s2_0-1:0] s2 0;
     wire [`WIDTH_s2_1-1:0] s2_1;
     wire [`WIDTH s3 0-1:0] s3 0;
     wire [`WIDTH s3 1-1:0] s3 1;
     wire [`WIDTH_s4_0-1:0] s4_0;
     wire [`WIDTH s5 0-1:0] s5 0;
   wire
   [`WIDTH s1 0+`WIDTH s1 1+`WIDTH s2 0+`WIDTH s2 1+`WIDTH s3 0+`WIDTH s3
   _1+`WIDTH_s4_0+`WIDTH_s5_0-1:0] sgn;
```

Confidential Copyright © 2006 Fastpath Logic, Inc. Copying in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

```
rx rx0(.sgn(sgn));
  tx1 tx10(.s1 0(s1 0),.s1 1(s1 1));
  tx2 tx20(.s2 0(s2 0),.s2 1(s2 1));
  tx3 tx30(.s3 0(s3 0),.s3 1(s3 1));
  tx4 tx40(.s4 0(s4 0));
  tx5 tx50(.s5 0(s5 0));
  assign sqn = \{s1 \ 0, s1 \ 1, s2 \ 0, s2 \ 1, s3 \ 0, s3 \ 1, s4 \ 0, s5 \ 0\};
endmodule
module rx(sqn);
  input
[`WIDTH_s1_0+`WIDTH_s1_1+`WIDTH_s2_0+`WIDTH_s2_1+`WIDTH_s3_0+`WIDTH_s3
_1+`WIDTH_s4_0+`WIDTH_s5_0-1:0] sgn;
endmodule
module tx1(s1_0,s1_1);
  output [`WIDTH s1 0-1:0] s1 0;
  output [`WIDTH s1 1-1:0] s1 1;
endmodule
module tx2(s2 0,s2 1);
  output [`WIDTH s2 0-1:0] s2 0;
  output [`WIDTH_s2_1-1:0] s2_1;
endmodule
module tx3(s3_0,s3_1);
  output [`WIDTH s3 0-1:0] s3 0;
  output [`WIDTH s3 1-1:0] s3 1;
endmodule
module tx4(s4_0);
  output [`WIDTH s4 0-1:0] s4 0;
endmodule
module tx5(s5 0);
  output [`WIDTH s5 0-1:0] s5 0;
endmodule
```

csl signal group

```
signal group object name(signal group object name);
```


DESCRIPTION:

create csl signal group by using another signal group object as parameter. This behaves like a copy constructor. The groups can then be connected.

EXAMPLE:

In this example the copy constructor is used to create new signal groups from other signal groups and then to operate changes on these new groups.

FIGURE 1.11 Intersected signal groups



```
CSL CODE
   //AB
   csl unit
   tx0, tx1, tx2, tx3, tx4, tx5, tx6, tx7, rcv0, rcv1, rcv2, rcv3, receiver, top;
   top.add signal list(csl list(s0,s1,s2,s3,s4,s5,s6,s7));
   tx0.add port(output,top.s0);
   tx1.add port(output,top.s1);
   tx2.add port(output,top.s2);
   tx3.add port(output, top.s3);
   tx4.add port(output,top.s4);
   tx5.add port(output,top.s5);
   tx6.add port(output,top.s6);
   tx7.add_port(output,top.s7);
   scope top {
   csl signal group sgn00(s0,s1,s2,s3);
   csl signal group sgn10(s4,s5,s6,s7);
```

```
}
rcv0.add interface(input, top.sgn00);
rcv1.add interface(input, top.sgn10);
scope receiver {
 //copy a signal group from another scope
 csl signal group sgn00(top.sgn00);
 csl signal group sqn10(top.sqn10);
 /*the following groups are the same as above
 but will be modified */
 csl signal group sqn01(top.sqn00);
 csl signal group sgn11(top.sgn10);
 sgn11.add signal list(csl list(sgn01.s2,sgn01.s3));
 sgn01.add signal list(csl list(sgn11.s4,sgn11.s5));
 sgn11.remove signal list(csl list(s4,s5));
 sgn01.remove signal list(csl list(s2,s3));
 add port list(input,sgn00);
 add port list(input,sgn10);
 add instance(rcv0,rcv00);
 add instance(rcv1,rcv10);
/*the connect method will automatically create ports and
prefix them so that no name clashes would occur */
 sqn00.connect(top design.sqn00);
 sgn10.connect(top design.sgn10);
/*no need to connect sqn00 with sqn01 and sqn10 with sqn11
because these groups share the same scope and only specify
different signal organization */
}
/* we do the following to preserve naming and have autorouter
connect the signals/ports without explicitly connecting them */
rcv2.add interface(input, receiver.sgn01);
rcv3.add interface(input, receiver.sqn11);
scope receiver {
 add instance(rcv2,rcv20);
 add instance(rcv3,rcv30);
}
scope top {
 add instance(receiver, receiver0);
 add instance(tx0,tx00);
 add instance(tx1,tx10);
 add instance(tx2,tx20);
```

```
add instance(tx3,tx30);
     add instance(tx4,tx40);
     add instance(tx5,tx50);
     add instance(tx6,tx60);
     add instance(tx7,tx70);
   }
VERILOG CODE
   //AB
   `define WIDTH_S0 1
   `define WIDTH S1 1
   `define WIDTH S2 1
   `define WIDTH S3 1
   `define WIDTH S4 1
   `define WIDTH S5 1
   `define WIDTH S6 1
   `define WIDTH S7 1
   module top();
     wire [`WIDTH_S0-1:0] s0;
     wire [`WIDTH S1-1:0] s1;
     wire [`WIDTH_S2-1:0] s2;
     wire [`WIDTH S3-1:0] s3;
     wire [`WIDTH_S4-1:0] s4;
     wire [`WIDTH S5-1:0] s5;
     wire [`WIDTH S6-1:0] s6;
     wire [`WIDTH S7-1:0] s7;
     wire [(`WIDTH_S0+`WIDTH_S1+`WIDTH_S2+`WIDTH_S3)-1:0] sgn00;
     wire [(`WIDTH S4+`WIDTH S5+`WIDTH S6+`WIDTH S7)-1:0] sgn10;
     assign sgn00 = {s0, s1, s2, s3};
     assign sqn10 = \{s4, s5, s6, s7\};
     tx0 tx00(.s0(s0));
     tx1 tx10(.s1(s1));
     tx2 tx20(.s2(s2));
     tx3 tx30(.s3(s3));
     tx4 tx40(.s4(s4));
     tx5 tx50(.s5(s5));
     tx6 tx60(.s6(s6));
     tx7 tx70(.s7(s7));
```

```
receiver receiver0(.sgn00(sgn00),.sgn10(sgn10));
  endmodule
  module receiver(sgn00,sgn10);
    input [(`WIDTH S0+`WIDTH S1+`WIDTH S2+`WIDTH S3)-1:0] sqn00;
    input [(`WIDTH S4+`WIDTH S5+`WIDTH S6+`WIDTH S7)-1:0] sqn10;
    wire [`WIDTH S0-1:0] s0;
    wire [`WIDTH S1-1:0] s1;
    wire [`WIDTH S2-1:0] s2;
    wire [`WIDTH S3-1:0] s3;
    wire [`WIDTH S4-1:0] s4;
    wire [`WIDTH S5-1:0] s5;
    wire [`WIDTH S6-1:0] s6;
    wire [`WIDTH S7-1:0] s7;
    wire [(`WIDTH S0+`WIDTH S1+`WIDTH S4+`WIDTH S5)-1:0] sgn01;
    wire [(`WIDTH_S2+`WIDTH_S3+`WIDTH_S6+`WIDTH_S7)-1:0] sgn11;
    assign \{s0, s1, s2, s3\} = sqn00;
    assign \{s4, s5, s6, s7\} = sgn10;
    assign sgn01 = {s0, s1, s4, s5};
    assign sgn11 = {s2, s3, s6, s7};
    rcv0 rcv00(.sgn00(sgn00));
    rcv1 rcv10(.sgn10(sgn10));
    rcv2 rcv20(.sgn01(sgn01));
    rcv3 rcv30(.sgn11(sgn11));
  endmodule
  module rcv0(sqn00);
    input [(`WIDTH S0+`WIDTH S1+`WIDTH S2+`WIDTH S3)-1:0] sqn00;
  endmodule
  module rcv1(sgn10);
    input [(`WIDTH_S4+`WIDTH_S5+`WIDTH_S6+`WIDTH_S7)-1:0] sgn10;
  endmodule
  module rcv2(sgn01);
    input [(`WIDTH S0+`WIDTH S1+`WIDTH S4+`WIDTH S5)-1:0] sgn01;
2/16/07
```

Confidential Copyright © 2006 Fastpath Logic, Inc. Copying in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

endmodule

```
module rcv3(sgn11);
  input [(`WIDTH S2+`WIDTH S3+`WIDTH S6+`WIDTH S7)-1:0] sgn11;
endmodule
module tx0(s0);
  output [`WIDTH S0-1:0] s0;
endmodule
module tx1(s1);
  output [`WIDTH S1-1:0] s1;
endmodule
module tx2(s2);
  output [`WIDTH S2-1:0] s2;
endmodule
module tx3(s3);
  output [`WIDTH_S3-1:0] s3;
endmodule
module tx4(s4);
  output [`WIDTH S4-1:0] s4;
endmodule
module tx5(s5);
  output [`WIDTH S5-1:0] s5;
endmodule
module tx6(s6);
  output [`WIDTH S6-1:0] s6;
endmodule
module tx7(s7);
  output [`WIDTH_S7-1:0] s7;
endmodule
```

csl_signal_group signal_group_object_name(list_of_objects |
signal list object);

DESCRIPTION:


This command createa a signal group, associating an ordered list of signals or a signal list object with signal_group_object_name. list_of_signals can contain signals, signals with bit ranges, constants, other groups, instance object names or interfaces.

If an instance of an object is used as an argument to a *csl_signal_group* constructor then all the port signals in the instance are added to the list of signals which belongs to the that signal group. Since groups are used to connect objects and can traverse multiple levels of hierarchies there may be cases where signals may to be added or deleted from the group.

EXAMPLE:

In this example we present a 4 bit ALU .This ALU performes arithmetic and logical operations.The operands and the result are located in the register file.There are also a module for selecting th operation and a register used to store the value of the last carry signal.

FIGURE 1.12



2/16/07 31

csl_signal_group signal_group_object_name(list_of_signals); DESCRIPTION:

FIX DESCRIPTION


create csl signal group

associates an ordered list of signals with the <code>signal_group_object_name</code>. <code>list_of_signals</code> can contain signals, signals with bit ranges, constants, other groups, <code>instance_object_names</code> or interfaces. If an <code>instance_object_name</code> is used as an argument to a <code>csl_signal_group</code> then the port signals in the instance are added to the list of signals which belong to the <code>signal_group_object_name</code>. Since groups are used to conect objects and can traverse multiple levels of hierarchies there may be cases where signals may to be added or deleted from the group.

EXAMPLE:

Using a signal group to connect multiple signals from transmitting units to a single port in a receiving unit. The top_design unit where the component units will get instantiated is generated automatically.

FIGURE 1.13 Grouping signals



```
CSL CODE
```

```
csl unit rx, tx1, tx2, tx3, tx4, tx5, top;
scope top {
 csl signal s1 0,s2 0,s2 1,s1 1,s3 0,s3 1,s4 0,s5 0;
 //create the signal group with the previously declared signals
 csl signal group sqn(s1 0,s2 0,s2 1,s1 1,s3 0,s3 1,s4 0,s5 0);
}
tx1.add port list(output,csl list(top.s1 0,top.s1 1));
tx2.add port list(output,csl list(top.s2 0,top.s2 1));
tx3.add port list(output,csl list(top.s3 0,top.s3 1));
tx4.add port(output, top.s4 0);
tx5.add port(output,top.s5 0);
//create an input port sgn width wide
rx.add port(input,sgn.get width(),top.sgn);
scope top {
 add instance(rx,rx0(.sgn(sgn));
 add instance(tx1,tx10(.s1 0(s1 0),.s1 1(s1 1));
```

```
add instance(tx2,tx20(.s2 0(s2 0),.s2 1(s2 1));
     add instance(tx3,tx30(.s3 0(s3 0),.s3 1(s3 1));
     add instance(tx4,tx40(.s4 0(s4 0));
     add instance(tx5,tx50(.s5 0(s5 0));
   }
VERILOG CODE
   `define WIDTH s1 1 1
   `define WIDTH s2 0 1
   `define WIDTH s2 1 1
   `define WIDTH s3 0 1
   `define WIDTH s3 1 1
   `define WIDTH s4 0 1
   `define WIDTH s5 0 1
   module top();
     wire [`WIDTH s1 0-1:0] s1 0;
     wire [`WIDTH_s1_1-1:0] s1_1;
     wire [`WIDTH s2 0-1:0] s2 0;
     wire [`WIDTH s2 1-1:0] s2 1;
     wire [`WIDTH s3 0-1:0] s3 0;
     wire [`WIDTH_s3_1-1:0] s3_1;
     wire [`WIDTH s4 0-1:0] s4 0;
     wire [`WIDTH s5 0-1:0] s5 0;
   [`WIDTH s1 0+`WIDTH s1 1+`WIDTH s2 0+`WIDTH s2 1+`WIDTH s3 0+`WIDTH s3
   1+`WIDTH s4 0+`WIDTH s5 0-1:0] sgn;
     rx rx0(.sgn(sgn));
     tx1 tx10(.s1_0(s1_0),.s1_1(s1_1));
     tx2 tx20(.s2 0(s2 0),.s2 1(s2 1));
     tx3 tx30(.s3 0(s3 0),.s3 1(s3 1));
     tx4 tx40(.s4 0(s4 0));
     tx5 tx50(.s5 0(s5 0));
     assign sqn = \{s1 \ 0, s1 \ 1, s2 \ 0, s2 \ 1, s3 \ 0, s3 \ 1, s4 \ 0, s5 \ 0\};
   endmodule
   module rx(sqn);
   [`WIDTH s1 0+`WIDTH s1 1+`WIDTH s2 0+`WIDTH s2 1+`WIDTH s3 0+`WIDTH s3
   1+`WIDTH s4 0+`WIDTH s5 0-1:0] sgn;
 2/16/07
```

Confidential Copyright © 2006 Fastpath Logic, Inc. Copying in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

endmodule

```
module tx1(s1_0,s1_1);
  output [`WIDTH s1 0-1:0] s1 0;
  output [`WIDTH s1 1-1:0] s1 1;
endmodule
module tx2(s2_0,s2_1);
  output [`WIDTH_s2_0-1:0] s2_0;
  output [`WIDTH s2 1-1:0] s2 1;
endmodule
module tx3(s3 0,s3 1);
  output [`WIDTH_s3_0-1:0] s3_0;
  output [`WIDTH_s3_1-1:0] s3_1;
endmodule
module tx4(s4_0);
  output [`WIDTH s4 0-1:0] s4 0;
endmodule
module tx5(s5_0);
  output [`WIDTH_s5_0-1:0] s5_0;
endmodule
```


```
signal_group_object_name.generate_individual_rtl_signals(status);
DESCRIPTION:
```

When this is set as the group "traverses" scopes the autorouter will generate a port for each signal inside the group. If it is set to false (default), the grouped signals will be "merged" into a single port as they come across scope boundaries, else if the *status* is set to true, the grouped signals will be used as individual ports. *status* off stands for false, while on stands for true. When a signal group is constructed by copying another signal grup, the generate_individual_rtl_signals property is inherited, and should be overriden if the designer whishes a different behaviour for that signal group.

EXAMPLE:

By setting the generate_individual_rtl_signals directive *status* on, the signal groups will generate individual ports for each signal as they "traverse" unit's scopes. This is visible in the generated Verilog code, as the CSL code remains mostly the same.

FIGURE 1.14 Intersected signal groups example



```
CSL CODE
    //AB
    csl_unit
    tx0,tx1,tx2,tx3,tx4,tx5,tx6,tx7,rcv0,rcv1,rcv2,rcv3,receiver,top;
    top.add_signal_list(csl_list(s0,s1,s2,s3,s4,s5,s6,s7));
    tx0.add_port(output,top.s0);
    tx1.add_port(output,top.s1);
    tx2.add_port(output,top.s2);
    tx3.add_port(output,top.s3);
    tx4.add_port(output,top.s4);
    tx5.add_port(output,top.s5);
    tx6.add_port(output,top.s6);
```

```
tx7.add port(output, top.s7);
scope top {
csl signal group sgn00(s0,s1,s2,s3);
//the following will generate a port for each signal in the group
sgn00.generate individual rtl signals(on);
csl signal group sqn10(s4,s5,s6,s7);
//the following will generate a port for each signal in the group
sqn10.generate individual rtl signals(on);
}
rcv0.add interface(input,top.sgn00);
rcv1.add interface(input, top.sqn10);
scope receiver {
 //copy a signal group from another scope
 csl signal group sqn00(top.sqn00);
 csl signal group sgn10(top.sgn10);
 /* since sqn10 is a copy of top.sqn10 it also preserved the
 attribute regarding individual rtl signals generation and if
 this is not desired it can be turned off like below */
 sqn10.generate individual rtl signals(off);
 /*the following groups are the same as above
 but will be modified */
 csl signal group sgn01(top.sgn00);
 csl signal group sqn11(top.sqn10);
  sqn11.generate individual rtl signals(off);
 sgn11.add signal list(csl list(sgn01.s2,sgn01.s3));
 sqn01.add signal list(csl list(sqn11.s4,sqn11.s5));
 sqn11.remove signal list(csl list(s4,s5));
 sgn01.remove signal list(csl list(s2,s3));
 add interface(input,sgn00);
 add interface(input, sqn10);
 add instance(rcv0,rcv00);
 add instance(rcv1,rcv10);
 /*the connect method will automatically create ports and
 prefix them so that no name clashes would occur */
 sgn00.connect(top design.sgn00);
 sgn10.connect(top design.sgn10);
 /*no need to connect sqn00 with sqn01 and sqn10 with sqn11
 because these groups share the same scope and only specify
 different signal organization */
}
```

36 2/16/07 Confidential Copyright © 2006 Fastpath Logic, Inc. Copying in any form

```
/* we do the following to preserve naming and have autorouter
   connect the signals/ports without explicitly connecting them */
   rcv2.add interface(input, receiver.sgn01);
   rcv3.add interface(input, receiver.sqn11);
   scope receiver {
     add instance(rcv2,rcv20);
     add instance(rcv3,rcv30);
   }
   scope top {
     add instance(receiver, receiver0);
     add instance(tx0,tx00);
     add instance(tx1,tx10);
     add instance(tx2,tx20);
     add instance(tx3,tx30);
     add instance(tx4,tx40);
     add instance(tx5,tx50);
     add instance(tx6,tx60);
     add instance(tx7,tx70);
   }
VERILOG CODE
   //AB
   `define WIDTH S0 1
   `define WIDTH S1 1
   `define WIDTH S2 1
   `define WIDTH S3 1
   `define WIDTH S4 1
   `define WIDTH S5 1
   `define WIDTH S6 1
   `define WIDTH S7 1
   module top();
   wire [`WIDTH S0-1:0] s0;
   wire [`WIDTH_S1-1:0] s1;
   wire [`WIDTH S2-1:0] s2;
   wire [`WIDTH S3-1:0] s3;
   wire [`WIDTH_S4-1:0] s4;
   wire [`WIDTH S5-1:0] s5;
   wire [`WIDTH S6-1:0] s6;
   wire [`WIDTH_S7-1:0] s7;
```

```
tx0 tx00(.s0(s0));
tx1 tx10(.s1(s1));
tx2 tx20(.s2(s2));
tx3 tx30(.s3(s3));
tx4 tx40(.s4(s4));
tx5 tx50(.s5(s5));
tx6 tx60(.s6(s6));
tx7 tx70(.s7(s7));
receiver
receiver0(.s0(s0),.s1(s1),.s2(s2),.s3(s3),.s4(s4),.s5(s5),.s6(s6),.s7(
s7));
endmodule
module receiver (s0, s1, s2, s3, s4, s5, s6, s7);
input [`WIDTH S0-1:0] s0;
input [`WIDTH S1-1:0] s1;
input [`WIDTH S2-1:0] s2;
input [`WIDTH S3-1:0] s3;
input [`WIDTH S0-1:0] s4;
input [`WIDTH S1-1:0] s5;
input [`WIDTH_S2-1:0] s6;
input [`WIDTH S3-1:0] s7;
wire [(`WIDTH S4+`WIDTH S5+`WIDTH S6+`WIDTH S7)-1:0] sqn10;
wire [(`WIDTH_S2+`WIDTH_S3+`WIDTH_S6+`WIDTH_S7)-1:0] sgn11;
assign \{s4, s5, s6, s7\} = sgn10;
assign sgn11 = \{s2, s3, s6, s7\};
rcv0 rcv00(.s0(s0),.s1(s1),.s2(s2),.s3(s3));
rcv1 rcv10(.sgn10(sgn10));
rcv2 rcv20(.s0(s0),.s1(s1),.s4(s4),.s5(s5));
rcv3 rcv30(.sgn11(sgn11));
endmodule
module rcv0(s0,s1,s2,s3);
input [`WIDTH S0-1:0] s0;
input [`WIDTH S1-1:0] s1;
input [`WIDTH_S2-1:0] s2;
```

```
input [`WIDTH S3-1:0] s3;
endmodule
module rcv1(sqn10);
input [(`WIDTH S4+`WIDTH S5+`WIDTH S6+`WIDTH S7)-1:0] sqn10;
endmodule
module rcv2(s0,s1,s4,s5);
input [`WIDTH_S0-1:0] s0;
input [`WIDTH_S1-1:0] s1;
input [`WIDTH S4-1:0] s4;
input [`WIDTH S5-1:0] s5;
endmodule
module rcv3(sgn11);
input [(`WIDTH S2+`WIDTH S3+`WIDTH S6+`WIDTH S7)-1:0] sgn11;
endmodule
module tx0(s0);
output [`WIDTH S0-1:0] s0;
endmodule
module tx1(s1);
output [`WIDTH S1-1:0] s1;
endmodule
module tx2(s2);
output [`WIDTH S2-1:0] s2;
endmodule
module tx3(s3);
output [`WIDTH S3-1:0] s3;
endmodule
module tx4(s4);
output [`WIDTH_S4-1:0] s4;
endmodule
module tx5(s5);
output [`WIDTH S5-1:0] s5;
```

endmodule

```
module tx6(s6);
output [`WIDTH_S6-1:0] s6;
endmodule

module tx7(s7);
output [`WIDTH_S7-1:0] s7;
endmodule
```

```
signal_group_object_name.add_signal(signal_object_name);
```


DESCRIPTION:

Add signal_object_name to the signal_group_object_name.

EXAMPLE:

The examples shows how a signal object can be added to an previously created signal group.

FIGURE 1.15 Intersected signal groups



```
CSL CODE
   //AB
   csl unit
   tx0,tx1,tx2,tx3,tx4,tx5,tx6,tx7,rcv0,rcv1,rcv2,rcv3,receiver,top;
   top.add signal list(csl list(s0,s1,s2,s3,s4,s5,s6,s7));
   tx0.add port(output,top.s0);
   tx1.add port(output,top.s1);
   tx2.add port(output,top.s2);
   tx3.add port(output,top.s3);
   tx4.add port(output, top.s4);
   tx5.add port(output, top.s5);
   tx6.add port(output, top.s6);
   tx7.add port(output, top.s7);
   scope top {
   csl signal group sgn00(s0,s1,s2,s3);
   csl signal group sgn10(s4,s5,s6,s7);
   rcv0.add interface(input, top.sqn00);
```

```
rcv1.add interface(input, top.sgn10);
scope receiver {
 //copy a signal group from another scope
 csl signal group sqn00(top.sqn00);
 csl signal group sgn10(top.sgn10);
 /*the following groups are the same as above
 but will be modified */
 csl signal group sgn01(top.sgn00);
 csl signal group sqn11(top.sqn10);
 //signals are being added to signal groups one at a time
 sgn11.add signal(sgn01.s2);
 sgn11.add signal(sgn01.s3);
 sgn01.add signal(sgn11.s4);
 sgn01.add signal(sgn11.s5);
 sgn11.remove signal list(csl list(s4,s5));
 sgn01.remove signal list(csl list(s2,s3));
 add port list(input, sqn00);
 add port list(input,sgn10);
 add instance(rcv0,rcv00);
 add instance(rcv1,rcv10);
/*the connect method will automatically create ports and
prefix them so that no name clashes would occur */
 sgn00.connect(top design.sgn00);
 sgn10.connect(top design.sgn10);
/*no need to connect sgn00 with sgn01 and sgn10 with sgn11
because these groups share the same scope and only specify
different signal organization */
/* we do the following to preserve naming and have autorouter
connect the signals/ports without explicitly connecting them */
rcv2.add interface(input, receiver.sqn01);
rcv3.add interface(input, receiver.sgn11);
scope receiver {
 add instance(rcv2,rcv20);
 add instance(rcv3,rcv30);
scope top {
 add instance(receiver, receiver0);
 add instance(tx0,tx00);
 add instance(tx1,tx10);
```

Confidential Copyright © 2006 Fastpath Logic, Inc. Copyring in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

```
add instance(tx2,tx20);
     add instance(tx3,tx30);
     add instance(tx4,tx40);
     add instance(tx5,tx50);
     add instance(tx6,tx60);
     add_instance(tx7,tx70);
   }
VERILOG CODE
   //AB
   `define WIDTH S0 1
   `define WIDTH S1 1
   `define WIDTH S2 1
   `define WIDTH S3 1
   `define WIDTH S4 1
   `define WIDTH S5 1
   `define WIDTH S6 1
   `define WIDTH_S7 1
   module top();
     wire [`WIDTH S0-1:0] s0;
     wire [`WIDTH_S1-1:0] s1;
     wire [`WIDTH S2-1:0] s2;
     wire [`WIDTH_S3-1:0] s3;
     wire [`WIDTH S4-1:0] s4;
     wire [`WIDTH S5-1:0] s5;
     wire [`WIDTH S6-1:0] s6;
     wire [`WIDTH_S7-1:0] s7;
     wire [(`WIDTH S0+`WIDTH S1+`WIDTH S2+`WIDTH S3)-1:0] sgn00;
     wire [(`WIDTH_S4+`WIDTH_S5+`WIDTH_S6+`WIDTH_S7)-1:0] sgn10;
     assign sqn00 = \{s0, s1, s2, s3\};
     assign sgn10 = {s4, s5, s6, s7};
     tx0 tx00(.s0(s0));
     tx1 tx10(.s1(s1));
     tx2 tx20(.s2(s2));
     tx3 tx30(.s3(s3));
     tx4 tx40(.s4(s4));
     tx5 tx50(.s5(s5));
     tx6 tx60(.s6(s6));
```

```
tx7 tx70(.s7(s7));
  receiver receiver0(.sgn00(sgn00),.sgn10(sgn10));
endmodule
module receiver(sgn00, sgn10);
  input [(`WIDTH S0+`WIDTH S1+`WIDTH S2+`WIDTH S3)-1:0] sqn00;
  input [(`WIDTH S4+`WIDTH S5+`WIDTH S6+`WIDTH S7)-1:0] sqn10;
  wire [`WIDTH_S0-1:0] s0;
  wire [`WIDTH S1-1:0] s1;
  wire [`WIDTH S2-1:0] s2;
  wire [`WIDTH S3-1:0] s3;
  wire [`WIDTH S4-1:0] s4;
  wire [`WIDTH S5-1:0] s5;
  wire [`WIDTH S6-1:0] s6;
  wire [`WIDTH S7-1:0] s7;
  wire [(`WIDTH_S0+`WIDTH_S1+`WIDTH_S4+`WIDTH_S5)-1:0] sgn01;
  wire [(`WIDTH S2+`WIDTH S3+`WIDTH S6+`WIDTH S7)-1:0] sqn11;
  assign \{s0, s1, s2, s3\} = sgn00;
  assign \{s4, s5, s6, s7\} = sgn10;
  assign sqn01 = {s0, s1, s4, s5};
  assign sgn11 = {s2, s3, s6, s7};
  rcv0 rcv00(.sgn00(sgn00));
  rcv1 rcv10(.sgn10(sgn10));
  rcv2 rcv20(.sgn01(sgn01));
  rcv3 rcv30(.sgn11(sgn11));
endmodule
module rcv0(sgn00);
  input [(`WIDTH_S0+`WIDTH_S1+`WIDTH_S2+`WIDTH_S3)-1:0] sgn00;
endmodule
module rcv1(sgn10);
  input [(`WIDTH S4+`WIDTH S5+`WIDTH S6+`WIDTH S7)-1:0] sgn10;
endmodule
module rcv2(sgn01);
44
                                                                 2/16/07
```

Confidential Copyright © 2006 Fastpath Logic, Inc. Copyring in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

```
input [(`WIDTH S0+`WIDTH S1+`WIDTH S4+`WIDTH S5)-1:0] sgn01;
   endmodule
   module rcv3(sqn11);
     input [(`WIDTH S2+`WIDTH S3+`WIDTH S6+`WIDTH S7)-1:0] sqn11;
   endmodule
   module tx0(s0);
     output [`WIDTH_S0-1:0] s0;
   endmodule
   module tx1(s1);
     output [`WIDTH S1-1:0] s1;
   endmodule
   module tx2(s2);
     output [`WIDTH_S2-1:0] s2;
   endmodule
   module tx3(s3);
     output [`WIDTH_S3-1:0] s3;
   endmodule
   module tx4(s4);
     output [`WIDTH S4-1:0] s4;
   endmodule
   module tx5(s5);
     output [`WIDTH_S5-1:0] s5;
   endmodule
   module tx6(s6);
     output [`WIDTH_S6-1:0] s6;
   endmodule
   module tx7(s7);
     output [`WIDTH S7-1:0] s7;
endmodule
```

```
signal_group_object_name.add_signal_list(list_object);
```

DESCRIPTION:


Add the list of signals *list_object* to the signal group *signal_group_object_name*. The list may be previously created or it may be an anonymous list. It must contain objects of type signal, otherwise a compiler error is generated.

!!add to warn/error

EXAMPLE:

This example shows how a list of signals can be added to a signal group.

FIGURE 1.16 Intersected signal groups



```
CSL CODE
   //AB
   csl unit
   tx0,tx1,tx2,tx3,tx4,tx5,tx6,tx7,rcv0,rcv1,rcv2,rcv3,receiver,top;
   top.add signal list(csl list(s0,s1,s2,s3,s4,s5,s6,s7));
   tx0.add port(output,top.s0);
   tx1.add port(output,top.s1);
   tx2.add port(output,top.s2);
   tx3.add port(output, top.s3);
   tx4.add port(output,top.s4);
   tx5.add port(output, top.s5);
   tx6.add port(output, top.s6);
   tx7.add port(output, top.s7);
   scope top {
   csl signal group sgn00(s0,s1,s2,s3);
   csl signal group sqn10(s4,s5,s6,s7);
```

46 2/16/07

Confidential Copyright © 2006 Fastpath Logic, Inc. Copying in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

```
}
rcv0.add interface(input, top.sgn00);
rcv1.add interface(input, top.sgn10);
scope receiver {
 //copy a signal group from another scope
 csl signal group sgn00(top.sgn00);
 csl signal group sqn10(top.sqn10);
 /*the following groups are the same as above
 but will be modified */
 csl signal group sqn01(top.sqn00);
 csl signal group sgn11(top.sgn10);
 //signals are being added to a signal group by using a list
 sgn11.add signal list(csl list(sgn01.s2,sgn01.s3));
 sgn01.add signal list(csl list(sgn11.s4,sgn11.s5));
 sgn11.remove signal list(csl list(s4,s5));
 sgn01.remove signal list(csl list(s2,s3));
 add port list(input,sgn00);
 add port list(input,sgn10);
 add instance(rcv0,rcv00);
 add instance(rcv1,rcv10);
/*the connect method will automatically create ports and
prefix them so that no name clashes would occur */
 sgn00.connect(top_design.sgn00);
 sgn10.connect(top design.sgn10);
/*no need to connect sgn00 with sgn01 and sgn10 with sgn11
because these groups share the same scope and only specify
different signal organization */
/* we do the following to preserve naming and have autorouter
connect the signals/ports without explicitly connecting them */
rcv2.add interface(input, receiver.sqn01);
rcv3.add interface(input, receiver.sgn11);
scope receiver {
 add instance(rcv2,rcv20);
 add instance(rcv3, rcv30);
}
scope top {
 add instance(receiver, receiver0);
 add instance(tx0,tx00);
 add instance(tx1,tx10);
```

```
add instance(tx2,tx20);
     add instance(tx3,tx30);
     add instance(tx4,tx40);
     add instance(tx5,tx50);
     add instance(tx6,tx60);
     add instance(tx7,tx70);
   }
VERILOG CODE
   //AB
   `define WIDTH S0 1
   `define WIDTH S1 1
   `define WIDTH S2 1
   `define WIDTH S3 1
   `define WIDTH S4 1
   `define WIDTH S5 1
   `define WIDTH S6 1
   `define WIDTH S7 1
   module top();
     wire [`WIDTH S0-1:0] s0;
     wire [`WIDTH_S1-1:0] s1;
     wire [`WIDTH S2-1:0] s2;
     wire [`WIDTH S3-1:0] s3;
     wire [`WIDTH S4-1:0] s4;
     wire [`WIDTH S5-1:0] s5;
     wire [`WIDTH S6-1:0] s6;
     wire [`WIDTH_S7-1:0] s7;
     wire [(`WIDTH S0+`WIDTH S1+`WIDTH S2+`WIDTH S3)-1:0] sgn00;
     wire [(`WIDTH_S4+`WIDTH_S5+`WIDTH_S6+`WIDTH_S7)-1:0] sgn10;
     assign sqn00 = {s0, s1, s2, s3};
     assign sgn10 = {s4, s5, s6, s7};
     tx0 tx00(.s0(s0));
     tx1 tx10(.s1(s1));
     tx2 tx20(.s2(s2));
     tx3 tx30(.s3(s3));
     tx4 tx40(.s4(s4));
     tx5 tx50(.s5(s5));
     tx6 tx60(.s6(s6));
```

```
tx7 tx70(.s7(s7));
    receiver receiver0(.sgn00(sgn00),.sgn10(sgn10));
  endmodule
  module receiver(sgn00, sgn10);
    input [(`WIDTH S0+`WIDTH S1+`WIDTH S2+`WIDTH S3)-1:0] sqn00;
    input [(`WIDTH S4+`WIDTH S5+`WIDTH S6+`WIDTH S7)-1:0] sqn10;
    wire [`WIDTH_S0-1:0] s0;
    wire [`WIDTH S1-1:0] s1;
    wire [`WIDTH S2-1:0] s2;
    wire [`WIDTH S3-1:0] s3;
    wire [`WIDTH S4-1:0] s4;
    wire [`WIDTH S5-1:0] s5;
    wire [`WIDTH S6-1:0] s6;
    wire [`WIDTH S7-1:0] s7;
    wire [(`WIDTH_S0+`WIDTH_S1+`WIDTH_S4+`WIDTH_S5)-1:0] sgn01;
    wire [(`WIDTH S2+`WIDTH S3+`WIDTH S6+`WIDTH S7)-1:0] sqn11;
    assign \{s0, s1, s2, s3\} = sgn00;
    assign \{s4, s5, s6, s7\} = sgn10;
    assign sgn01 = {s0, s1, s4, s5};
    assign sgn11 = {s2, s3, s6, s7};
    rcv0 rcv00(.sgn00(sgn00));
    rcv1 rcv10(.sgn10(sgn10));
    rcv2 rcv20(.sgn01(sgn01));
    rcv3 rcv30(.sgn11(sgn11));
  endmodule
  module rcv0(sgn00);
    input [(`WIDTH_S0+`WIDTH_S1+`WIDTH_S2+`WIDTH_S3)-1:0] sgn00;
  endmodule
  module rcv1(sgn10);
    input [(`WIDTH S4+`WIDTH S5+`WIDTH S6+`WIDTH S7)-1:0] sgn10;
  endmodule
  module rcv2(sgn01);
2/16/07
```

Confidential Copyright © 2006 Fastpath Logic, Inc. Copying in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

```
input [(`WIDTH S0+`WIDTH S1+`WIDTH S4+`WIDTH S5)-1:0] sgn01;
endmodule
module rcv3(sqn11);
  input [(`WIDTH S2+`WIDTH S3+`WIDTH S6+`WIDTH S7)-1:0] sqn11;
endmodule
module tx0(s0);
  output [`WIDTH_S0-1:0] s0;
endmodule
module tx1(s1);
  output [`WIDTH S1-1:0] s1;
endmodule
module tx2(s2);
  output [`WIDTH_S2-1:0] s2;
endmodule
module tx3(s3);
  output [`WIDTH_S3-1:0] s3;
endmodule
module tx4(s4);
  output [`WIDTH S4-1:0] s4;
endmodule
module tx5(s5);
  output [`WIDTH_S5-1:0] s5;
endmodule
module tx6(s6);
  output [`WIDTH_S6-1:0] s6;
endmodule
module tx7(s7);
  output [`WIDTH S7-1:0] s7;
endmodule
```

```
signal group object name.remove signal (signal object name);
```


DESCRIPTION:

Removes signal_object_name from the group signal_group_name.

EXAMPLE:

In this example, signals are being removed from signal groups in order to restructure the group.

FIGURE 1.17 Intersected signal groups



```
CSL CODE
   //AB
   csl unit
   tx0,tx1,tx2,tx3,tx4,tx5,tx6,tx7,rcv0,rcv1,rcv2,rcv3,receiver,top;
   top.add signal list(csl list(s0,s1,s2,s3,s4,s5,s6,s7));
   tx0.add port(output,top.s0);
   tx1.add port(output,top.s1);
   tx2.add port(output,top.s2);
   tx3.add port(output,top.s3);
   tx4.add port(output, top.s4);
   tx5.add port(output, top.s5);
   tx6.add port(output, top.s6);
   tx7.add port(output, top.s7);
   scope top {
   csl signal group sgn00(s0,s1,s2,s3);
   csl signal group sgn10(s4,s5,s6,s7);
   rcv0.add interface(input, top.sqn00);
```

```
rcv1.add interface(input, top.sgn10);
scope receiver {
  //copy a signal group from another scope
  csl signal group sqn00(top.sqn00);
  csl signal group sgn10(top.sgn10);
  /*the following groups are the same as above
  but will be modified */
  csl signal group sgn01(top.sgn00);
  csl signal group sgn11(top.sgn10);
  //signals are being added to a signal group by using a list
  sqn11.add signal list(csl list(sqn01.s2,sqn01.s3));
  sqn01.add signal list(csl list(sqn11.s4,sqn11.s5));
  //remove signals from groups one at a time
  sqn11.remove signal(s4);
  sgn11.remove signal(s5);
  sgn01.remove signal(s2);
  sgn01.remove signal(s3);
  add port list(input,sgn00);
  add port list(input,sqn10);
  add instance(rcv0,rcv00);
  add instance(rcv1,rcv10);
/*the connect method will automatically create ports and
prefix them so that no name clashes would occur */
  sgn00.connect(top design.sgn00);
  sqn10.connect(top design.sqn10);
/*no need to connect sqn00 with sqn01 and sqn10 with sqn11
because these groups share the same scope and only specify
different signal organization */
}
/* we do the following to preserve naming and have autorouter
connect the signals/ports without explicitly connecting them */
rcv2.add interface(input, receiver.sgn01);
rcv3.add interface(input, receiver.sgn11);
scope receiver {
  add instance(rcv2,rcv20);
  add instance(rcv3,rcv30);
}
scope top {
  add instance(receiver, receiver0);
  add instance(tx0,tx00);
```

Confidential Copyright © 2006 Fastpath Logic, Inc. Copying in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

```
add instance(tx1,tx10);
     add instance(tx2,tx20);
     add instance(tx3,tx30);
     add instance(tx4,tx40);
     add instance(tx5,tx50);
     add instance(tx6,tx60);
     add instance(tx7,tx70);
   }
VERILOG CODE
   //AB
   `define WIDTH S0 1
   `define WIDTH S1 1
   `define WIDTH S2 1
   `define WIDTH S3 1
   `define WIDTH S4 1
   `define WIDTH S5 1
   `define WIDTH S6 1
   `define WIDTH S7 1
   module top();
     wire [`WIDTH_S0-1:0] s0;
     wire [`WIDTH S1-1:0] s1;
     wire [`WIDTH S2-1:0] s2;
     wire [`WIDTH S3-1:0] s3;
     wire [`WIDTH S4-1:0] s4;
     wire [`WIDTH S5-1:0] s5;
     wire [`WIDTH_S6-1:0] s6;
     wire [`WIDTH S7-1:0] s7;
     wire [(`WIDTH_S0+`WIDTH_S1+`WIDTH_S2+`WIDTH_S3)-1:0] sgn00;
     wire [(`WIDTH S4+`WIDTH S5+`WIDTH S6+`WIDTH S7)-1:0] sqn10;
     assign sgn00 = \{s0, s1, s2, s3\};
     assign sgn10 = {s4, s5, s6, s7};
     tx0 tx00(.s0(s0));
     tx1 tx10(.s1(s1));
     tx2 tx20(.s2(s2));
     tx3 tx30(.s3(s3));
     tx4 tx40(.s4(s4));
     tx5 tx50(.s5(s5));
```

```
tx6 tx60(.s6(s6));
  tx7 tx70(.s7(s7));
  receiver receiver0(.sgn00(sgn00),.sgn10(sgn10));
endmodule
module receiver (sqn00, sqn10);
  input [(`WIDTH S0+`WIDTH S1+`WIDTH S2+`WIDTH S3)-1:0] sqn00;
  input [(`WIDTH_S4+`WIDTH_S5+`WIDTH_S6+`WIDTH_S7)-1:0] sgn10;
  wire [`WIDTH S0-1:0] s0;
  wire [`WIDTH S1-1:0] s1;
  wire [`WIDTH S2-1:0] s2;
  wire [`WIDTH S3-1:0] s3;
  wire [`WIDTH S4-1:0] s4;
  wire [`WIDTH S5-1:0] s5;
  wire [`WIDTH S6-1:0] s6;
  wire [`WIDTH_S7-1:0] s7;
  wire [(`WIDTH S0+`WIDTH_S1+`WIDTH_S4+`WIDTH_S5)-1:0] sgn01;
  wire [(`WIDTH S2+`WIDTH S3+`WIDTH S6+`WIDTH S7)-1:0] sqn11;
  assign \{s0, s1, s2, s3\} = sgn00;
  assign \{s4, s5, s6, s7\} = sqn10;
  assign sgn01 = {s0, s1, s4, s5};
  assign sgn11 = {s2, s3, s6, s7};
  rcv0 rcv00(.sgn00(sgn00));
  rcv1 rcv10(.sgn10(sgn10));
  rcv2 rcv20(.sgn01(sgn01));
  rcv3 rcv30(.sgn11(sgn11));
endmodule
module rcv0(sgn00);
  input [(`WIDTH S0+`WIDTH S1+`WIDTH S2+`WIDTH S3)-1:0] sqn00;
endmodule
module rcv1(sgn10);
  input [(`WIDTH S4+`WIDTH S5+`WIDTH S6+`WIDTH S7)-1:0] sqn10;
endmodule
```

```
module rcv2(sgn01);
  input [(`WIDTH_S0+`WIDTH_S1+`WIDTH_S4+`WIDTH_S5)-1:0] sgn01;
endmodule
module rcv3(sgn11);
  input [(`WIDTH_S2+`WIDTH_S3+`WIDTH_S6+`WIDTH_S7)-1:0] sgn11;
endmodule
module tx0(s0);
  output [`WIDTH S0-1:0] s0;
endmodule
module tx1(s1);
  output [`WIDTH_S1-1:0] s1;
endmodule
module tx2(s2);
  output [`WIDTH_S2-1:0] s2;
endmodule
module tx3(s3);
  output [`WIDTH S3-1:0] s3;
endmodule
module tx4(s4);
  output [`WIDTH_S4-1:0] s4;
endmodule
module tx5(s5);
  output [`WIDTH_S5-1:0] s5;
endmodule
module tx6(s6);
  output [`WIDTH S6-1:0] s6;
endmodule
module tx7(s7);
  output [`WIDTH_S7-1:0] s7;
endmodule
```

```
signal_group_object_name.remove_signal_list(list_object);
```

DESCRIPTION:


Remove list of signals *list_object* from signal group *signal_group_object*. The list may be previously created or it may be an anonymous list. It must contain objects of type signal, otherwise a compiler error is generated.

!!add to warn/error

EXAMPLE:

This example shows how multiple signals can be removed from a group by using lists of signals.

FIGURE 1.18 Intersected signal groups



```
CSL CODE
   //AB
   csl unit
   tx0,tx1,tx2,tx3,tx4,tx5,tx6,tx7,rcv0,rcv1,rcv2,rcv3,receiver,top;
   top.add signal list(csl list(s0,s1,s2,s3,s4,s5,s6,s7));
   tx0.add port(output,top.s0);
   tx1.add port(output,top.s1);
   tx2.add port(output,top.s2);
   tx3.add port(output, top.s3);
   tx4.add port(output,top.s4);
   tx5.add port(output, top.s5);
   tx6.add port(output, top.s6);
   tx7.add port(output, top.s7);
   scope top {
   csl signal group sgn00(s0,s1,s2,s3);
   csl signal group sqn10(s4,s5,s6,s7);
```

```
}
rcv0.add interface(input, top.sgn00);
rcv1.add interface(input, top.sgn10);
scope receiver {
 //copy a signal group from another scope
 csl signal group sqn00(top.sqn00);
  csl signal group sqn10(top.sqn10);
  /*the following groups are the same as above
  but will be modified */
  csl signal group sqn01(top.sqn00);
  csl signal_group sgn11(top.sgn10);
  //signals are being added to a signal group by using a list
  sgn11.add signal list(csl list(sgn01.s2,sgn01.s3));
  sqn01.add signal list(csl list(sqn11.s4,sqn11.s5));
  //remove a list of signals from a signal group
  sgn11.remove signal list(csl list(s4,s5));
  sgn01.remove signal list(csl list(s2,s3));
  add port list(input, sgn00);
  add port list(input,sqn10);
  add instance(rcv0,rcv00);
  add instance(rcv1,rcv10);
/*the connect method will automatically create ports and
prefix them so that no name clashes would occur */
  sgn00.connect(top design.sgn00);
  sgn10.connect(top design.sgn10);
/*no need to connect sqn00 with sqn01 and sqn10 with sqn11
because these groups share the same scope and only specify
different signal organization */
}
/* we do the following to preserve naming and have autorouter
connect the signals/ports without explicitly connecting them */
rcv2.add interface(input, receiver.sgn01);
rcv3.add interface(input, receiver.sgn11);
scope receiver {
  add instance(rcv2,rcv20);
  add_instance(rcv3,rcv30);
}
scope top {
  add instance(receiver, receiver0);
  add instance(tx0,tx00);
```

```
add instance(tx1,tx10);
     add instance(tx2,tx20);
     add instance(tx3,tx30);
     add instance(tx4,tx40);
     add instance(tx5,tx50);
     add instance(tx6,tx60);
     add instance(tx7,tx70);
   }
VERILOG CODE
   //AB
   `define WIDTH S0 1
   `define WIDTH S1 1
   `define WIDTH S2 1
   `define WIDTH S3 1
   `define WIDTH S4 1
   `define WIDTH S5 1
   `define WIDTH_S6 1
   `define WIDTH S7 1
   module top();
     wire [`WIDTH_S0-1:0] s0;
     wire [`WIDTH S1-1:0] s1;
     wire [`WIDTH S2-1:0] s2;
     wire [`WIDTH S3-1:0] s3;
     wire [`WIDTH S4-1:0] s4;
     wire [`WIDTH S5-1:0] s5;
     wire [`WIDTH_S6-1:0] s6;
     wire [`WIDTH S7-1:0] s7;
     wire [(`WIDTH_S0+`WIDTH_S1+`WIDTH_S2+`WIDTH_S3)-1:0] sgn00;
     wire [(`WIDTH S4+`WIDTH S5+`WIDTH S6+`WIDTH S7)-1:0] sqn10;
     assign sgn00 = \{s0, s1, s2, s3\};
     assign sgn10 = {s4, s5, s6, s7};
     tx0 tx00(.s0(s0));
     tx1 tx10(.s1(s1));
     tx2 tx20(.s2(s2));
     tx3 tx30(.s3(s3));
     tx4 tx40(.s4(s4));
     tx5 tx50(.s5(s5));
```

```
tx6 tx60(.s6(s6));
  tx7 tx70(.s7(s7));
  receiver receiver0(.sgn00(sgn00),.sgn10(sgn10));
endmodule
module receiver (sqn00, sqn10);
  input [(`WIDTH S0+`WIDTH S1+`WIDTH S2+`WIDTH S3)-1:0] sqn00;
  input [(`WIDTH_S4+`WIDTH_S5+`WIDTH_S6+`WIDTH_S7)-1:0] sgn10;
  wire [`WIDTH S0-1:0] s0;
  wire [`WIDTH S1-1:0] s1;
  wire [`WIDTH S2-1:0] s2;
  wire [`WIDTH S3-1:0] s3;
  wire [`WIDTH S4-1:0] s4;
  wire [`WIDTH S5-1:0] s5;
  wire [`WIDTH S6-1:0] s6;
  wire [`WIDTH_S7-1:0] s7;
  wire [(`WIDTH_S0+`WIDTH_S1+`WIDTH_S4+`WIDTH_S5)-1:0] sgn01;
  wire [(`WIDTH S2+`WIDTH S3+`WIDTH S6+`WIDTH S7)-1:0] sgn11;
  assign \{s0, s1, s2, s3\} = sgn00;
  assign \{s4, s5, s6, s7\} = sgn10;
  assign sgn01 = {s0, s1, s4, s5};
  assign sgn11 = {s2, s3, s6, s7};
  rcv0 rcv00(.sgn00(sgn00));
  rcv1 rcv10(.sgn10(sgn10));
  rcv2 rcv20(.sgn01(sgn01));
  rcv3 rcv30(.sgn11(sgn11));
endmodule
module rcv0(sgn00);
  input [(`WIDTH S0+`WIDTH S1+`WIDTH S2+`WIDTH S3)-1:0] sqn00;
endmodule
module rcv1(sgn10);
  input [(`WIDTH S4+`WIDTH S5+`WIDTH S6+`WIDTH S7)-1:0] sqn10;
endmodule
```

```
module rcv2(sgn01);
  input [(`WIDTH_S0+`WIDTH_S1+`WIDTH_S4+`WIDTH_S5)-1:0] sgn01;
endmodule
module rcv3(sgn11);
  input [(`WIDTH S2+`WIDTH_S3+`WIDTH_S6+`WIDTH_S7)-1:0] sgn11;
endmodule
module tx0(s0);
  output [`WIDTH S0-1:0] s0;
endmodule
module tx1(s1);
  output [`WIDTH_S1-1:0] s1;
endmodule
module tx2(s2);
  output [`WIDTH S2-1:0] s2;
endmodule
module tx3(s3);
  output [`WIDTH S3-1:0] s3;
endmodule
module tx4(s4);
  output [`WIDTH_S4-1:0] s4;
endmodule
module tx5(s5);
  output [`WIDTH_S5-1:0] s5;
endmodule
module tx6(s6);
  output [`WIDTH S6-1:0] s6;
endmodule
module tx7(s7);
  output [`WIDTH_S7-1:0] s7;
endmodule
```

```
csl unit unit object name;
```


DESCRIPTION:

Creates a new unit with the declared name *unit_object_name*. The **csl_unit** is the equivalent of a module in Verilog: it can have a module interface, local signals, instances of other units and logic. It can also contain other modules (we will call them instances) that are connected one to another to implement the unit's behavior.

EXAMPLE:

In the following example

FIGURE 1.19 Clos Switch



CSL CODE

```
//AB
//create the two building blocks: cswitch and sen
csl unit cswitch, sen;
scope cswitch {
  add port(input, 32, in0);
  add port list(input,csl list(sel00,sel01,sel10,sel11));
  add port(output, 32, out0);
}
scope sen {
  add port list(input, 8, csl list(x0, x1));
  add port list(output, 8, csl list(y0, y1));
  add port(input, sel);
}
scope cswitch {
  add instance list(sen,csl list(sen0,sen1,sen2,sen3));
  sen0.connect(.x0(in0[31:24]), .x1(in0[23:16]), .y0(sen1.x0),
.sel(sel00));
```


```
sen1.connect(.x1(sen2.y0), .y0(out0[31:24]), .y1(out0[23:16]),
   .sel(sel01));
     sen2.connect(.x0(in0[15:8]), .x1(in0[7:0]), .y0(sen1.x1),
   .sel(sel10));
     sen3.connect(.x0(sen0.y1), .y0(out0[15:8]), .y1(out0[7:0]),
   .sel(sel11));
   }
SEE ALSO:
VERILOG CODE
   //AV
   module cswitch(in0,out0, sel00,sel01,sel10,sel11);
       input [31:0] in0;
       input sel00, sel01, sel10, sel11;
       output [31:0] out0;
       wire sel00, sel01, sel10, sel11;
       wire [7:0] x00,x01,y00,y01;
       wire [7:0] x10,x11,y10,y11;
       wire [7:0] x20,x21,y20,y21;
       wire [7:0] x30,x31,y30,y31;
       assign x00 = in0[31:24];
       assign x01 = in0[23:16];
       assign x20 = in0[15:8];
       assign x21 = in0[7:0];
       assign y10 = out0[31:24];
       assign y11 = out0[23:16];
       assign y30 = out0[15:8];
       assign y31 = out0[7:0];
       sen sen0(x00, x01, y00, y01, sel00);
       sen sen1 (x10, x11, y10, y11, sel01);
       sen sen2(x20,x21,y20,y21,sel10);
       sen sen3(x30,x31,y30,y31,sel11);
   endmodule
   module sen(x0,x1,y0,y1,sel);
       input [7:0] x0,x1;
       input sel;
       output [7:0] y0,y1;
   endmodule
```

```
scope unit object name { csl statement+ }
DESCRIPTION:
Description needs to be fixed
The objects inside the scope unit object name are prepended with the unit object name.
```

EXAMPLE: //

CSL CODE

```
FIGURE 1.20 Clos Switch
```



```
CSL CODE
   //AB
   csl unit cswitch, sen;
   scope cswitch {
     //prepended with cswitch
     add port(input, 32, in0);
     add_port_list(input,csl_list(sel00,sel01,sel10,sel11));
     add_port(output, 32, out0);
   scope sen {
     //prepended with sen.
     add port list(input, 8, csl list(x0, x1));
     add port list(output, 8, csl list(y0, y1));
     add port(input, sel);
   scope cswitch {
     add instance(sen, sen0);
     add instance(sen, sen1);
     add instance(sen, sen2);
     add instance(sen, sen3);
 2/16/07
```

Confidential Copyright © 2006 Fastpath Logic, Inc. Copying in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

```
in0[31:24].connect(sen0.x0);
     in0[23:16].connect(sen0.x1);
     in0[15:8].connect(sen2.x0);
     in0[7:0].connect(sen2.x1);
     scope sen0 {
       y0.connect(sen1.x0);
       y1.connect(sen3.x0);
       sel.connect(sel00);
     }
     scope sen1 {
       y0.connect(out0(31,24));
       y1.connect(out0(23,16));
       sel.connect(sel01);
     }
     scope sen2 {
       y0.connect(sen1.x1);
       y1.connect(sen3.x1);
       sel.connect(sel10);
     }
     scope sen3 {
       y0.connect(out0(15,8));
       y1.connect(out0(7,0));
       sel.connect(sel11);
SEE ALSO:
VERILOG CODE
   //AV
   module cswitch(in0,out0, sel00,sel01,sel10,sel11);
       input [31:0] in0;
       input sel00,sel01,sel10,sel11;
       output [31:0] out0;
       wire sel00, sel01, sel10, sel11;
       wire [7:0] x00,x01,y00,y01;
       wire [7:0] x10,x11,y10,y11;
       wire [7:0] x20,x21,y20,y21;
       wire [7:0] x30,x31,y30,y31;
       assign x00 = in0[31:24];
       assign x01 = in0[23:16];
```

64 2/16/07 Confidential Copyright © 2006 Fastpath Logic, Inc. Copying in any form

```
assign x20 = in0[15:8];
    assign x21 = in0[7:0];
    assign y10 = out0[31:24];
    assign y11 = out0[23:16];
    assign y30 = out0[15:8];
    assign y31 = out0[7:0];
    sen sen0(x00, x01, y00, y01, sel00);
    sen sen1(x10,x11,y10,y11,sel01);
    sen sen2(x20,x21,y20,y21,sel10);
    sen sen3(x30,x31,y30,y31,sel11);
endmodule
module sen(x0,x1,y0,y1,sel);
    input [7:0] x0,x1;
    input sel;
    output [7:0] y0,y1;
endmodule
```

2/16/07 65

```
unit_object_name0.add_instance(unit_object_name1,
instance_object_name[.formal_connection_object_name(actual_connect
ion_object_name)]);
```


DESCRIPTION:

Create a new instance of unit_object_name1 inside unit_object_name called instance_object_name. This command requires at least 2 csl units declarations in the current design where one is the unit_object_name0 and the other is unit_object_name1. The CSL instance is the equivalent of a Verilog module instantiated in a module. Optionally the user can specify connections for the instance: formal_connection_object_name and actual_connection_object_name can be ports or interfaces.

EXAMPLE:

//description of the switch

FIGURE 1.21 Clos Switch



```
CSL CODE
   //ab
   csl_unit cswitch,sen;
   scope cswitch {
      add_port(input,32,in0);
      add_port_list(input,csl_list(sel00,sel01,sel10,sel11));
      add_port(output,32,out0);
   }
   scope sen {
      add_port_list(input,8,csl_list(x0,x1));
      add_port_list(output,8,csl_list(y0,y1));
      add_port(input,sel);
   //sen unit behaviour goes here
   }
   scope cswitch {
```

```
//adds an instance of sen called sen0
   cswitch.add instance(sen, sen0);
   //adds an instance of sen called sen1
   cswitch.add instance(sen, sen1);
   /* adds an instance of sen called sen2 and make the connections at
   instantiation */
   cswitch.add instance(sen, sen2(.x0(cswitch.in0[15:8]),.x1(cswitch.in0[7
   :0]),.y0(sen1.x1),.y1(sen3.x1),.sel(sel10)));
   connect
   /* adds an instance of sen called sen3 and make the connections at
   instantiation */
   cswitch.add instance(sen, sen3(.x0(sen0.y1),.x1(sen2.y1),.y0(cswitch.ou
   t0[15:8]),.y1(cswitch.out0[7:0]),.sel(sel11)));
   sen0.connect(.x0(in0[31:24]),.x1(in0[23:16],.sel(sel00)));
   sen1.connect(.y0(out0[31:24]),.y1(out0[23:16]),.x0(sen0.y0),
   .sel(sel01));
SEE ALSO:
VERILOG CODE
   //AV
   module cswitch(in0,out0, sel00,sel01,sel10,sel11);
       input [31:0] in0;
       input sel00, sel01, sel10, sel11;
       output [31:0] out0;
       wire sel00, sel01, sel10, sel11;
       wire [7:0] x00,x01,y00,y01;
       wire [7:0] x10,x11,y10,y11;
       wire [7:0] x20,x21,y20,y21;
       wire [7:0] x30,x31,y30,y31;
       assign x00 = in0[31:24];
       assign x01 = in0[23:16];
       assign x20 = in0[15:8];
       assign x21 = in0[7:0];
       assign v10 = out0[31:24];
       assign y11 = out0[23:16];
       assign y30 = out0[15:8];
       assign y31 = out0[7:0];
       sen sen0(x00,x01,y00,y01,sel00);
       sen sen1(x10,x11,y10,y11,sel01);
       sen sen2(x20,x21,y20,y21,sel10);
       sen sen3(x30,x31,y30,y31,sel11);
```

endmodule

```
module sen(x0,x1,y0,y1,sel);
   input [7:0] x0,x1;
   input sel;
   output [7:0] y0,y1;
endmodule
```

unit_object_name.add_instance_list(unit_object_name, list_object);

DESCRIPTION:


Create a new instance of csl_unit_object_object_name inside unit_object_name called instance_object_name. This command requires at least 2 csl units declarations in the current design where one is the unit_object_name and the other is

csl_unit_object_object_name. The CSL instance is the equivalent of a Verilog module instantiated in a module.

EXAMPLE:

//description of the switch

FIGURE 1.22 Clos Switch



```
CSL CODE
   //AB
   csl unit cswitch, sen;
   scope cswitch {
     add port(input, 32, in0);
     add port list(input,csl list(sel00,sel01,sel10,sel11));
     add port(output, 32, out0);
   }
   scope sen {
     add port list(input, 8, csl list(x0, x1));
     add port list(output, 8, csl list(y0, y1));
     add port(input, sel);
   }
   scope cswitch {
     /* adds multiple instances of sen (4 instances) by declaring
     an anonymous list. Note that this list cannot be reused */
     add instance list(sen,csl list(sen0,sen1,sen2,sen3));
```

```
sen0.connect(.x0(in0[31:24]), .x1(in0[23:16]), .y0(sen1.x0),
   .sel(sel00));
     sen1.connect(.x1(sen2.y0), .y0(out0[31:24]), .y1(out0[23:16]),
   .sel(sel01));
     sen2.connect(.x0(in0[15:8]), .x1(in0[7:0]), .y0(sen1.x1),
   .sel(sel10));
     sen3.connect(.x0(sen0.y1), .y0(out0[15:8]), .y1(out0[7:0]),
   .sel(sel11));
SEE ALSO:
VERILOG CODE
   //AV
   module cswitch(in0,out0, sel00,sel01,sel10,sel11);
       input [31:0] in0;
       input sel00, sel01, sel10, sel11;
       output [31:0] out0;
       wire sel00, sel01, sel10, sel11;
       wire [7:0] x00,x01,y00,y01;
       wire [7:0] x10,x11,y10,y11;
       wire [7:0] x20,x21,y20,y21;
       wire [7:0] x30,x31,y30,y31;
       assign x00 = in0[31:24];
       assign x01 = in0[23:16];
       assign x20 = in0[15:8];
       assign x21 = in0[7:0];
       assign y10 = out0[31:24];
       assign y11 = out0[23:16];
       assign y30 = out0[15:8];
       assign y31 = out0[7:0];
       sen sen0(x00, x01, y00, y01, sel00);
       sen sen1 (x10, x11, y10, y11, sel01);
       sen sen2(x20,x21,y20,y21,sel10);
       sen sen3(x30,x31,y30,y31,sel11);
   endmodule
   module sen(x0,x1,y0,y1,sel);
       input [7:0] x0,x1;
       input sel;
       output [7:0] y0, y1;
   endmodule
```

unit_object_name.add_port(port_direction[,port_type][,bitrange],po
rt name);

DESCRIPTION:

Adds the port *port_name* or to the unit *unit_object_name*. The user specifies the port direction of ports for a **csl_unit** using **INPUT**, **OUTPUT** or **INOUT** in the *port_direction* signal attribute.

wrong, use below in add port list method

Instead of port_object_name there can be the name of a list of ports previously defined with csl_list command or an actual list of port names.

<this needs to be moved>

If the bit range is not specified then the width of the port is the width of the signal. If the bit range is specified then the width of the signal is overridden and the width of the port is the width specified in the bit range. Note that the width of the bit range must be equal to or less than the width of the signal. For example, if the signal bit range is [31:0] and the bit range in the add_port function is [24:3] which is 22 bit wide then a port with a bit range [21:0] is declared. The signal in the upper scope is connected to the signal in the unit as follows: .x[21:0] (x[24:3]). Note that by setting the signal range we can select the bits of the upper signal to connect to the port that was added to the unit.


TABLE 1.2 Port types

Туре	Description
INPUT	Input port
OUTPUT	Output port
INOUT	Inout port

EXAMPLE:

//description of the switch

FIGURE 1.23 Clos Switch



CSL CODE

```
csl unit cswitch, sen;
   // add port() method prepended with the scope name
   cswitch.add port(input, 32, in0);
   cswitch.add port list(input,csl list(sel00,sel01,sel10,sel11));
   cswitch.add port(output, 32, out0);
   scope sen {
   /* add port() method within a scope. It applies to the current scope
   object */
     add port list(input, 8, csl list(x0, x1));
     add port list(output, 8, csl list(y0, y1));
     add port(input,sel);
   scope cswitch {
     add instance list(sen,csl list(sen0,sen1,sen2,sen3));
     sen0.connect(.x0(in0[31:24]), .x1(in0[23:16]), .y0(sen1.x0),
   .sel(sel00));
     sen1.connect(.x1(sen2.y0), .y0(out0[31:24]), .y1(out0[23:16]),
   .sel(sel01));
     sen2.connect(.x0(in0[15:8]), .x1(in0[7:0]), .y0(sen1.x1),
   .sel(sel10));
     sen3.connect(.x0(sen0.y1), .y0(out0[15:8]), .y1(out0[7:0]),
   .sel(sel11));
   }
SEE ALSO:
VERILOG CODE
   //AV
   module cswitch(in0,out0, sel00,sel01,sel10,sel11);
       input [31:0] in0;
       input sel00, sel01, sel10, sel11;
       output [31:0] out0;
       wire sel00, sel01, sel10, sel11;
       wire [7:0] x00,x01,y00,y01;
       wire [7:0] x10,x11,y10,y11;
       wire [7:0] x20,x21,y20,y21;
       wire [7:0] x30,x31,y30,y31;
       assign x00 = in0[31:24];
       assign x01 = in0[23:16];
       assign x20 = in0[15:8];
       assign x21 = in0[7:0];
  72
                                                                   2/16/07
```

Confidential Copyright © 2006 Fastpath Logic, Inc. Copyring in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

Fastpath Logic Inc.

Chapter 1

```
assign y10 = out0[31:24];
assign y11 = out0[23:16];
assign y30 = out0[15:8];
assign y31 = out0[7:0];
sen sen0(x00,x01,y00,y01,sel00);
sen sen1(x10,x11,y10,y11,sel01);
sen sen2(x20,x21,y20,y21,sel10);
sen sen3(x30,x31,y30,y31,sel11);
endmodule

module sen(x0,x1,y0,y1,sel);
   input [7:0] x0,x1;
   input sel;
   output [7:0] y0,y1;
endmodule
```

unit_object_name.add_port(port_direction[,port_type][,bitrange],po
rt name);

DESCRIPTION:

Adds the port *port_name* or to the unit *unit_object_name*. The user specifies the port direction of ports for a **csl_unit** using **INPUT**, **OUTPUT** or **INOUT** in the *port_direction* signal attribute. wrong, use below in add_port_list method

Instead of port_object_name there can be the name of a list of ports previously defined with csl_list command or an actual list of port names.

<this needs to be moved>

If the bit range is not specified then the width of the port is the width of the signal. If the bit range is specified then the width of the signal is overridden and the width of the port is the width specified in the bit range. Note that the width of the bit range must be equal to or less than the width of the signal. For example, if the signal bit range is [31:0] and the bit range in the add_port function is [24:3] which is 22 bit wide then a port with a bit range [21:0] is declared. The signal in the upper scope is connected to the signal in the unit as follows: .x[21:0] (x[24:3]). Note that by setting the signal range we can select the bits of the upper signal to connect to the port that was added to the unit.


TABLE 1.3 Port types

Туре	Description
INPUT	Input port
OUTPUT	Output port
INOUT	Inout port

EXAMPLE:

//description of the switch

FIGURE 1.24 Clos Switch



CSL CODE

74 2/16/07

```
csl unit cswitch, sen;
   // add port() method prepended with the scope name
   cswitch.add port(input, 32, in0);
   cswitch.add port list(input,csl list(sel00,sel01,sel10,sel11));
   cswitch.add port(output, 32, out0);
   scope sen {
   /* add port() method within a scope. It applies to the current scope
   object */
     add port list(input, 8, csl list(x0, x1));
     add port list(output, 8, csl list(y0, y1));
     add port(input,sel);
   scope cswitch {
     add instance list(sen,csl list(sen0,sen1,sen2,sen3));
     sen0.connect(.x0(in0[31:24]), .x1(in0[23:16]), .y0(sen1.x0),
   .sel(sel00));
     sen1.connect(.x1(sen2.y0), .y0(out0[31:24]), .y1(out0[23:16]),
   .sel(sel01));
     sen2.connect(.x0(in0[15:8]), .x1(in0[7:0]), .y0(sen1.x1),
   .sel(sel10));
     sen3.connect(.x0(sen0.y1), .y0(out0[15:8]), .y1(out0[7:0]),
   .sel(sel11));
   }
SEE ALSO:
VERILOG CODE
   //AV
   module cswitch(in0,out0, sel00,sel01,sel10,sel11);
       input [31:0] in0;
       input sel00, sel01, sel10, sel11;
       output [31:0] out0;
       wire sel00, sel01, sel10, sel11;
       wire [7:0] x00,x01,y00,y01;
       wire [7:0] x10,x11,y10,y11;
       wire [7:0] x20,x21,y20,y21;
       wire [7:0] x30,x31,y30,y31;
       assign x00 = in0[31:24];
       assign x01 = in0[23:16];
       assign x20 = in0[15:8];
       assign x21 = in0[7:0];
                                                                         75
 2/16/07
```

Fastpath Logic Inc.

```
assign y10 = out0[31:24];
assign y11 = out0[23:16];
assign y30 = out0[15:8];
assign y31 = out0[7:0];
sen sen0(x00,x01,y00,y01,sel00);
sen sen1(x10,x11,y10,y11,sel01);
sen sen2(x20,x21,y20,y21,sel10);
sen sen3(x30,x31,y30,y31,sel11);
endmodule

module sen(x0,x1,y0,y1,sel);
   input [7:0] x0,x1;
   input sel;
   output [7:0] y0,y1;
endmodule
```

unit_object_name.add_port(port_direction[,port_type][,bitrange],si
gnal object name);


DESCRIPTION:

Adds a previously declared signal object to the units interface. The signal becomes a port. Also, signal_object_name can be another port (in another unit/interface). By specifying a different port_direction for an existing port object in the add_port method, the direction gets overriden, and the new port will use the overriden direction.

EXAMPLE:

//description of the switch

FIGURE 1.25 Clos Switch



```
CSL CODE
   //AB
   csl unit cswitch, sen;
   scope cswitch {
     //declare a signal in this scope and then set as port
     csl signal in0;
     add port(input, 32, in0);
     add port list(input,csl list(sel00,sel01,sel10,sel11));
     //declare a 32 bit signal (this defaults to wire)
     csl signal out0(32);
     //set the signal data type to reg
     out0.set type(reg);
     //use the reg as an output for the cswitch unit
     add port(output,out0);
   }
   Question: by not specifying the port bitrange, is this attribute
   infered from that of the csl signal declared above ?
   scope sen {
```

2/16/07

```
add port list(input, 8, csl list(x0, x1));
     add port list(output, 8, csl list(y0, y1));
     add port(input, sel);
   }
   scope cswitch {
     //add a signal to the cswitch unit
     add signal (wire, 8, c);
     add instance list(sen,csl list(sen0,sen1,sen2,sen3));
     /* use the previously declared signal c as an
     intermmediate to make a connection between two siblings
     inside the unit cswitch */
     sen0.connect(.x0(in0[31:24]), .x1(in0[23:16]), .y0(sen1.x0),
   .sel(sel00));
     sen1.connect(.x1(c), .y0(out0[31:24]), .y1(out0[23:16]),
   .sel(sel01));
     sen2.connect(.x0(in0[15:8]), .x1(in0[7:0]), .y0(c), .sel(sel10));
     sen3.connect(.x0(sen0.y1), .y0(out0[15:8]), .y1(out0[7:0]),
   .sel(sel11));
VERILOG CODE
   //AV
   module cswitch(in0,out0, sel00,sel01,sel10,sel11);
       input [31:0] in0;
       input sel00, sel01, sel10, sel11;
       output [31:0] out0;
       wire sel00, sel01, sel10, sel11;
       wire [7:0] x00,x01,y00,y01;
       wire [7:0] x10,x11,y10,y11;
       wire [7:0] x20,x21,y20,y21;
       wire [7:0] x30,x31,y30,y31;
       assign c = y21;
       assign x31 = c;
       assign x00 = in0[31:24];
       assign x01 = in0[23:16];
       assign x20 = in0[15:8];
       assign x21 = in0[7:0];
       assign y10 = out0[31:24];
       assign y11 = out0[23:16];
       assign v30 = out0[15:8];
       assign y31 = out0[7:0];
       sen sen0(x00,x01,y00,y01,sel00);
```

78 2/16/07

Fastpath Logic Inc.

Chapter 1

```
sen sen1(x10,x11,y10,y11,sel01);
sen sen2(x20,x21,y20,y21,sel10);
sen sen3(x30,x31,y30,y31,sel11);
endmodule

module sen(x0,x1,y0,y1,sel);
  input [7:0] x0,x1;
  input sel;
  output [7:0] y0,y1;
endmodule
```

```
port object name.reverse();
```


DESCRIPTION:

Reverse the direction of a port. This method is called on a port object and it reverses its direction !!add to warn error doc

warn/erro should state that this method can only be called for input/output ports, otherwise the function has no effect and a warning should be produced

EXAMPLE:

Created a port for an unit and then reversed the direction for the copy of this port from another unit **FIGURE 1.26** A block named *trans* with two instances named *snd* and *rcv* interconnected



```
CSL CODE
   //AV
   csl unit trans, sender, receiver;
   scope sender {
     add port(output,tx);
   }
   scope receiver {
     add port(input, rx);
     add port(sender.rx);
   }
   scope trans {
     add instance(sender, snd);
     add instance(receiver, recv);
     snd.add port(input,cmd);
     rcv.add port(snd.cmd);
     scope rcv {
       cmd.reverse();
     }
   }
VERILOG CODE
   //AV
   module trans;
  80
```

2/16/07

Fastpath Logic Inc.

Chapter 1

```
wire x,y;
sender snd(x,y);
receiver rcv(x,y);
endmodule
module sender(tx,cmd);
output tx;
input cmd;
endmodule
module receiver(rx,cmd);
input rx;
output cmd;
endmodule
```

```
unit_object_name.add_port_list(port_direction[,port_type][,bitrang
e],list object);
```


DESCRIPTION:

Adds a port list to the unit's interface. The portlist is declared within an CSL anoymous list (eg: csl_list (a,b,c,d))

EXAMPLE:

//description of the switch

FIGURE 1.27 Clos Switch



```
CSL CODE
//AB
```

```
csl unit cswitch, sen;
scope cswitch {
  add port(input, 32, in0);
  //using an anonymous list to add ports to cswitch unit's interface
  add port list(input,csl list(sel00,sel01,sel10,sel11));
  add port(output, 32, out0);
scope sen {
  add port list(input, 8, csl list(x0, x1));
  add port list(output, 8, csl list(y0, y1));
  add port(input, sel);
}
scope cswitch {
  add instance list(sen,csl list(sen0,sen1,sen2,sen3));
  sen0.connect(.x0(in0[31:24]), .x1(in0[23:16]), .y0(sen1.x0),
.sel(sel00));
  sen1.connect(.x1(sen2.y0), .y0(out0[31:24]), .y1(out0[23:16]),
.sel(sel01));
```

```
sen2.connect(.x0(in0[15:8]), .x1(in0[7:0]), .y0(sen1.x1),
   .sel(sel10));
     sen3.connect(.x0(sen0.y1), .y0(out0[15:8]), .y1(out0[7:0]),
   .sel(sel11));
   }
VERILOG CODE
   //AV
   module cswitch(in0,out0, sel00,sel01,sel10,sel11);
       input [31:0] in0;
       input sel00, sel01, sel10, sel11;
       output [31:0] out0;
       wire sel00, sel01, sel10, sel11;
       wire [7:0] x00,x01,y00,y01;
       wire [7:0] x10,x11,y10,y11;
       wire [7:0] x20,x21,y20,y21;
       wire [7:0] x30,x31,y30,y31;
       assign x00 = in0[31:24];
       assign x01 = in0[23:16];
       assign x20 = in0[15:8];
       assign x21 = in0[7:0];
       assign y10 = out0[31:24];
       assign y11 = out0[23:16];
       assign y30 = out0[15:8];
       assign y31 = out0[7:0];
       sen sen0(x00, x01, y00, y01, sel00);
       sen sen1(x10,x11,y10,y11,sel01);
       sen sen2(x20,x21,y20,y21,sel10);
       sen sen3(x30,x31,y30,y31,sel11);
   endmodule
   module sen(x0,x1,y0,y1,sel);
       input [7:0] x0,x1;
       input sel;
       output [7:0] y0,y1;
   endmodule
```

```
unit_name.add_port_list([port_direction,]interface_object);
DESCRIPTION:
```

See if this doesn't conflict with the other add port list

This command adds all the ports from an interface object (or only ports specified by the optional parameter *port_direction*) the default interface of the unit. This can be useful when there is a need to have the port names in the generated verilog code without interface names appended.

EXAMPLE:

In the following example the ports from a named interface within a unit are used to populate the default interface in another unit

CSL CODE

```
code needs to be re written and figure needs to be added
   //AB - untested code
   csl unit a,b,c;
   csl interface ifc;
   ifc.add_port_list(input, 2, csl list(x,y));
   ifc.add port list(output, 1, csl list(z,t));
   a.add interface(ifc, ifc0);
   b.add port list(a.ifc0);
   c.add_port_list(input,a.ifc0);
VERILOG CODE
   //AB - untested code
   module a(ifc0_z,ifc0_t,ifc0_x,ifc0_y);
     output [1:0] ifc0_z,ifc0_t;
     input ifc0 x,ifc0 y;
   endmodule
   module b(z,t,x,y);
     output [1:0] z,t;
     input x,y;
   endmodule
   module c(x,y);
    input x,y;
   endmodule
```

84 2/16/07

unit_object_name.add_interface(port_direction, signal_group);

DESCRIPTION:


!!update this example to reflect the command syntax above and then move to interface - changed add interface to add interface

Adds a signal group as a port to the unit's interface, or as a port list if the signal_group_object_name.generate_individual_rtl_signals(status); is set

EXAMPLE:

This signals in a group are added as ports to a unit's interface. By setting the generate_individual_rtl_signals directive *status* on, the signal groups will generate individual ports for each signal as they "traverse" unit's scopes.

FIGURE 1.28 Intersected signal groups example



```
CSL CODE
    //AB
    csl_unit
    tx0,tx1,tx2,tx3,tx4,tx5,tx6,tx7,rcv0,rcv1,rcv2,rcv3,receiver,top;
    top.add_signal_list(csl_list(s0,s1,s2,s3,s4,s5,s6,s7));
    tx0.add_port(output,top.s0);
    tx1.add_port(output,top.s1);
    tx2.add_port(output,top.s2);
    tx3.add_port(output,top.s3);
    tx4.add_port(output,top.s4);
    tx5.add_port(output,top.s5);
    tx6.add_port(output,top.s6);
    tx7.add_port(output,top.s7);
    scope top {
```

2/16/07

2/16/07

```
csl signal group sgn00(s0,s1,s2,s3);
//the following will generate a port for each signal in the group
sqn00.generate individual rtl signals(on);
csl signal group sgn10(s4,s5,s6,s7);
//the following will generate a port for each signal in the group
sqn10.generate individual rtl signals(on);
/* because of the individual rtl signals setting above the
following commands will generate a port for each signal */
rcv0.add interface(input, top.sgn00);
rcv1.add interface(input, top.sqn10);
scope receiver {
 //copy a signal group from another scope
 csl signal group sqn00(top.sqn00);
 csl signal group sgn10(top.sgn10);
 /* since sqn10 is a copy of top.sqn10 it also preserved the
 attribute regarding individual rtl signals generation and if
 this is not desired it can be turned off like below */
 sqn10.generate individual rtl signals(off);
 /*the following groups are the same as above
 but will be modified */
 csl signal group sgn01(top.sgn00);
 csl signal group sgn11(top.sgn10);
  sqn11.generate individual rtl signals(off);
 sgn11.add signal list(csl list(sgn01.s2,sgn01.s3));
 sqn01.add signal list(csl list(sqn11.s4,sqn11.s5));
 sqn11.remove signal list(csl list(s4,s5));
 sgn01.remove signal list(csl list(s2,s3));
 /* this will behave differently than the group in
 the top scope because the individual rtl setting
 has been changed */
 add interface(input, sgn00);
 //will generate only one port of concatenated signals from the group
 add interface(input, sgn10);
 add instance(rcv0,rcv00);
 add instance(rcv1,rcv10);
 /*the connect method will automatically create ports and
 prefix them so that no name clashes would occur */
 sqn00.connect(top design.sqn00);
 sgn10.connect(top design.sgn10);
```

Confidential Copyright © 2006 Fastpath Logic, Inc. Copying in any form

86

2/16/07

```
/*no need to connect sgn00 with sgn01 and sgn10 with sgn11
     because these groups share the same scope and only specify
     different signal organization */
   }
   /* we do the following to preserve naming and have autorouter
   connect the signals/ports without explicitly connecting them */
   /* this will create a port for each signal in the group
   because it inherits the individual rtl signals attribute
   of the signal group from which it was copied */
   rcv2.add interface(input, receiver.sqn01);
   /* this concatenates the signals as they pass through the
   interface and expandes them back on the other side */
   rcv3.add interface(input, receiver.sgn11);
   scope receiver {
     add instance(rcv2,rcv20);
     add instance(rcv3,rcv30);
   }
   scope top {
     add instance(receiver, receiver0);
     add instance(tx0,tx00);
     add instance(tx1,tx10);
     add instance(tx2,tx20);
     add instance(tx3,tx30);
     add instance(tx4,tx40);
     add instance(tx5,tx50);
     add instance(tx6,tx60);
     add instance(tx7,tx70);
   }
VERILOG CODE
   //AB
   `define WIDTH S0 1
   `define WIDTH S1 1
   `define WIDTH S2 1
   `define WIDTH S3 1
   `define WIDTH S4 1
   `define WIDTH S5 1
   `define WIDTH S6 1
   `define WIDTH S7 1
   module top();
```

```
wire [`WIDTH S0-1:0] s0;
wire [`WIDTH S1-1:0] s1;
wire [`WIDTH S2-1:0] s2;
wire [`WIDTH S3-1:0] s3;
wire [`WIDTH S4-1:0] s4;
wire [`WIDTH S5-1:0] s5;
wire [`WIDTH S6-1:0] s6;
wire [`WIDTH S7-1:0] s7;
tx0 tx00(.s0(s0));
tx1 tx10(.s1(s1));
tx2 tx20(.s2(s2));
tx3 tx30(.s3(s3));
tx4 tx40(.s4(s4));
tx5 tx50(.s5(s5));
tx6 tx60(.s6(s6));
tx7 tx70(.s7(s7));
receiver
receiver0(.s0(s0),.s1(s1),.s2(s2),.s3(s3),.s4(s4),.s5(s5),.s6(s6),.s7(
s7));
endmodule
module receiver(s0,s1,s2,s3,s4,s5,s6,s7);
input [`WIDTH_S0-1:0] s0;
input [`WIDTH S1-1:0] s1;
input [`WIDTH S2-1:0] s2;
input [`WIDTH_S3-1:0] s3;
input [`WIDTH S0-1:0] s4;
input [`WIDTH S1-1:0] s5;
input [`WIDTH S2-1:0] s6;
input [`WIDTH S3-1:0] s7;
wire [(`WIDTH S4+`WIDTH S5+`WIDTH S6+`WIDTH S7)-1:0] sqn10;
wire [('WIDTH S2+'WIDTH S3+'WIDTH S6+'WIDTH S7)-1:0] sgn11;
assign \{s4, s5, s6, s7\} = sgn10;
assign sgn11 = \{s2, s3, s6, s7\};
rcv0 rcv00(.s0(s0),.s1(s1),.s2(s2),.s3(s3));
rcv1 rcv10(.sgn10(sgn10));
```

88 2/16/07

2/16/07

```
rcv2 rcv20(.s0(s0),.s1(s1),.s4(s4),.s5(s5));
rcv3 rcv30(.sgn11(sgn11));
endmodule
module rcv0(s0,s1,s2,s3);
input [`WIDTH S0-1:0] s0;
input [`WIDTH_S1-1:0] s1;
input [`WIDTH_S2-1:0] s2;
input [`WIDTH S3-1:0] s3;
endmodule
module rcv1(sgn10);
input [(`WIDTH S4+`WIDTH_S5+`WIDTH_S6+`WIDTH_S7)-1:0] sgn10;
endmodule
module rcv2(s0,s1,s4,s5);
input [`WIDTH_S0-1:0] s0;
input [`WIDTH S1-1:0] s1;
input [`WIDTH_S4-1:0] s4;
input [`WIDTH_S5-1:0] s5;
endmodule
module rcv3(sgn11);
input [(`WIDTH S2+`WIDTH S3+`WIDTH S6+`WIDTH S7)-1:0] sgn11;
endmodule
module tx0(s0);
output [`WIDTH_S0-1:0] s0;
endmodule
module tx1(s1);
output [`WIDTH_S1-1:0] s1;
endmodule
module tx2(s2);
output [`WIDTH S2-1:0] s2;
endmodule
module tx3(s3);
```

Fastpath Logic Inc.

CSL Reference Manual an_csl_interconnect.fm

```
output [`WIDTH_S3-1:0] s3;
endmodule

module tx4(s4);
output [`WIDTH_S4-1:0] s4;
endmodule

module tx5(s5);
output [`WIDTH_S5-1:0] s5;
endmodule

module tx6(s6);
output [`WIDTH_S6-1:0] s6;
endmodule

module tx7(s7);
output [`WIDTH_S7-1:0] s7;
endmodule
```

signal_group unit_object_name.get_inputs();

DESCRIPTION:

fix description

Returns a group of the input ports from the unit named unit_object_name. This is very useful for interconnect two units.

EXAMPLE:

//.

add example with code and figure

CSL CODE

//csl code goes here

signal_group unit_object_name.get_outputs();

DESCRIPTION:

fix description

Returns the width of a single dimensional signal, otherwise it generates a cslc compile time error. !!add this to warn error document - where does this belong?

Returns a group of the output ports from the unit named *unit_object_name*. This is very useful for interconnect two units.

EXAMPLE:

//.

add example with code and figure


CSL CODE

//csl code goes here

```
csl_interface interface_object_name;
DESCRIPTION:
```

Create a new interface object named *interface_object_name*. This object holds the port list for a unit and vector descriptions for the port signals.


FIGURE 1.29 Interface organization



EXAMPLE:

In this example two interface objects are created, modified and then assigned to different units

FIGURE 1.30



```
CSL CODE
   //AB
   csl unit p,q,top;
   //create two interface objects
   csl_interface p_ifc,q_ifc;
   csl list abc list(a, b, c);
   csl list xyz list(x, y, z);
   p_ifc.add_port_list(input,xyz_list);
   p ifc.add port list(output,abc list);
   q_ifc.add_port_list(output,xyz_list);
   q_ifc.add_port_list(input,abc_list);
   p.add interface(p ifc);
   q.add_interface(q_ifc);
   top.add_instance(p, p0);
   top.add instance(q, q0);
VERILOG CODE
   //AB
   module top();
```

94 2/16/07

95

```
p p0 (.a(q0.x),.b(q0.y),.c(q0.z),.x(q0.a),.y(q0.y),.z(q0.c));
q q0 (.x(p0.a),.y(p0.b),.z(p0.c),.a(p0.x),.b(p0.y),.c(p0.z));
endmodule

module p(a,b,c,x,y,z);
  output a,b,c;
  input x,y,z;
endmodule

module q(x,y,z,a,b,c);
  output x,y,z;
  input a,b,c;
endmodule
```

2/16/07 Confidential Copyright © 2006 Fastnath Logic Inc. Copying in any form

```
csl_interface interface_object_name1(interface_object_name0);
DESCRIPTION:
```

Creates a new interface by copying the interface object passed as constructor argument.


EXAMPLE:

Create an interface for a half-adder and after that use if to create an interface for an full-adder by copying the frist one and adding another input port to it.

FIGURE 1.31 Two units with the similar interface

module FA(ci, x, y, sum, co)
 output ci, x, y;
 input sum, co;

endmodule



```
csl interface interface object name (port declaration,
{port declaration});
DESCRIPTION:
port_width can be a width, a range with lower_limit and upper_limit or a bitrange_object_name.
port_declaration = port_name (port_direction [,port_width] [, port_type]);
EXAMPLE:
FIGURE 1.32
 clk reset en cnt
      cnt ifc
     counter
CSL CODE
   csl interface ifc(csl list(clk, reset, en)(input), cnt(output, 4,
   reg));
   csl unit counter;
   couter.add_interface(ifc, cnt_ifc);
VERILOG CODE
   module counter(clk, reset, en, cnt);
        input clk, reset, en;
        output [3:0] cnt;
        reg [3:0] cnt;
   endmodule
```

```
csl interface interface object name(csl list (port direction[,
port width][, signal type]));
DESCRIPTION:
port_width can be a width, a range with lower_limit and upper_limit or a bitrange_object_name.
EXAMPLE:
FIGURE 1.33
 clk reset en cnt
     cnt ifc
     counter
CSL CODE
   csl_interface ifc(clk (input), reset(input), en(input), cnt(output, 4,
   reg));
   csl unit counter;
VERILOG CODE
   module counter(clk, reset, en, cnt);
       input clk, reset, en;
       output [3:0] cnt;
       reg [3:0] cnt;
   endmodule
```


interface object name.reverse();

DESCRIPTION:

Reverse will invert the input ports and make them output ports, while the output ports will become input ports for $interface_object_name$. Reverse will not change inout, tri. Reverse cannot be used with interfaces that have wand or wor types; $interface_object_name$ is the name of a list of ports - this will cause a compiler error.

EXAMPLE:

FIGURE 1.34



```
CSL CODE
```

```
//AB
   csl unit p,q,top;
   //create the first interface
   csl interface p ifc;
   csl list abc list(a, b, c);
   csl list xyz list(x, y, z);
   p ifc.add port list(input,xyz list);
   p ifc.add port list(output,abc list);
   //create the second interface by copying the first
   csl interface q ifc(p ifc);
   //reverse the second interface to connect the first one
   q ifc.reverse();
   p.add interface(p ifc);
   q.add interface(q ifc);
   top.add instance(p, p0);
   top.add instance(q, q0);
VERILOG CODE
   //AB
   module top();
     p p0 (.a(q0.x),.b(q0.y),.c(q0.z),.x(q0.a),.y(q0.y),.z(q0.c));
     q q0 (.x(p0.a),.y(p0.b),.z(p0.c),.a(p0.x),.b(p0.y),.c(p0.z));
   endmodule
```

2/16/07

Fastpath Logic Inc.

CSL Reference Manual an_csl_interconnect.fm

```
module p(a,b,c,x,y,z);
  output a,b,c;
  input x,y,z;
endmodule

module q(x,y,z,a,b,c);
  output x,y,z;
  input a,b,c;
endmodule
```

```
interface_object_name.reverse();
CSL CODE
   //AB
   csl_unit p,q,top;
   //create the first interface
   csl interface p ifc;
   csl list abc list(a, b, c);
   csl_list xyz_list(x, y, z);
   p ifc.add port list(input,xyz list);
   p ifc.add port list(output,abc list);
   //create the second interface by copying the first
   csl_interface q_ifc(p_ifc);
   //reverse the second interface to connect the first one
   q ifc.reverse();
   p.add interface(p ifc);
   q.add_interface(q_ifc);
   top.add_instance(p, p0);
   top.add instance(q, q0);
```


unit_object_name.add_interface(interface_name[,interface_instance_ name]);

DESCRIPTION:

add_interface() will add to the default interface of <code>unit_object_name</code> an instance of interface_name. The second parameter is optional and if it's not used the ports names don't get prepended with <code>interface_instance_name</code> (this would be useful to keep port names in generated Verilog modules). <code>!!CSLOm writer needs to agree on this; last time it was ok</code>

EXAMPLE:

FIGURE 1.35



```
CSL CODE
   //AB
   csl unit p,q;
   //create the first interface
   csl_interface p_ifc;
   csl list abc list(a, b, c);
   csl list xyz list(x, y, z);
   p ifc.add port list(input,xyz list);
   p_ifc.add_port_list(output,abc_list);
   //set the interface of the p module
   p.add interface(p ifc);
   //set the interface of the q module
   q.add interface(p.get interface());
   q.get interface().reverse();
   top.add instance(p, p0);
   top.add instance(q, q0);
VERILOG CODE
   fix code - use wires in top to connect instances
   //AB
   module top();
     p p 0 (.a(q0.x), .b(q0.y), .c(q0.z), .x(q0.a), .y(q0.y), .z(q0.c));
     q q0 (.x(p0.a),.y(p0.b),.z(p0.c),.a(p0.x),.b(p0.y),.c(p0.z));
   endmodule
```

102 2/16/07

```
module p(a,b,c,x,y,z);
  output a,b,c;
  input x,y,z;
endmodule

module q(x,y,z,a,b,c);
  output x,y,z;
  input a,b,c;
endmodule
```

2/16/07

interface_object_name.add_interface(interface_name[,interface_inst
ance name]);

DESCRIPTION:

Adds an instance of the interface named <code>interface_name</code> to the <code>interface_object_name</code> object. The second parameter is optional and when used ports added by the command above to the <code>interface_object_name</code> get prepended with the <code>interface_instance_name</code>. If the second parameter is not used, the ports of the <code>interface_interface_name</code> are aded directly to <code>interface_object_name</code>, without any prepending.

EXAMPLE:

CSL CODE
//
VERILOG CODE
//

```
interface_object unit_object_name.get_interface();
```

DESCRIPTION:

Returns an object of type interface. It can only be called on a unit/instance object.

EXAMPLE:

FIGURE 1.36

```
a,b,c
x,y,z

ifc

Producer

Consumer
```

```
CSL CODE
   //AB
   csl unit producer, consumer;
   //create the first interface
   csl interface producer ifc;
   csl list abc list(a, b, c);
   csl list xyz list(x, y, z);
   producer ifc.add port list(input,xyz list);
   producer ifc.add port list(output,abc list);
   producer.add interface(producer ifc);
   //use get interface with set interface
   consumer.add interface(producer.get interface());
   //reverse module q's interface using get interface
   consumer.get interface().reverse();
   top.add instance(producer, producer0);
   top.add instance(consumer, consumer0);
VERILOG CODE
   //AB
   module top();
     poducer poducer0
```

```
poducer poducer0
(.a(consumer0.x),.b(consumer0.y),.c(consumer0.z),.x(consumer0.a),.y(co
nsumer0.y),.z(consumer0.c));
  consumer consumer0
(.x(poducer0.a),.y(poducer0.b),.z(poducer0.c),.a(poducer0.x),.b(poduce
r0.y),.c(poducer0.z));
endmodule
```

CSL Reference Manual an_csl_interconnect.fm

Fastpath Logic Inc.

```
module producer(a,b,c,x,y,z);
  output a,b,c;
  input x,y,z;
  endmodule

module consumer(x,y,z,a,b,c);
  output x,y,z;
  input a,b,c;
  endmodule
```

unit_object_name.add_interface(port_direction,interface_object_nam
e);

DESCRIPTION:

This function will change every port direction in the port objects in the $interface_object_name$ to the port direction specified by $port_direction$. This function overrides the port directions fo the objects in the $interface_object_name$. This function will cause a compiler error if all port directions are not the same in $interface_object_name$. This function will cause a compiler error if the port direction specified by $port_direction$ do not match the inferred port directions in $interface_object_name$.

```
port_direction = input | output | inout
```

Note if the user wants to override only the inputs in a <code>interface_object_name</code> and change the inputs to outputs then the following method should be used

unit_object_name.add_interface(output, interface_object_name .get_interface(input));

EXAMPLE:

```
FIGURE 1.37
              a,b,c
                         Concumer
 Producer
               x,y,z
CSL CODE
   //AB
   csl unit producer, consumer, r, top;
   //create a interface object
   csl interface producer ifc;
   producer ifc.add port list(output,csl list(a,b));
   producer_ifc.add_port_list(input,csl_list(x,y));
   producer.add interface(producer ifc);
   //use only the output ports from the interface
   consumer.add_interface(output,p_ifc);
   consumer.get interface().reverse();
   //use only the input ports from the interface
   r.add interface(input,producer_ifc);
   r.get interface().reverse();
   top.add_instance(producer, producer0);
   top.add instance(consumer, consumer0);
```

```
top.add instance(r,r0);
VERILOG CODE
   //AB
   module top();
     wire a0;
     wire b0;
     wire x0;
     wire y0;
   producer producer0(.a(a0),.b(b0),.x(x0),.y(y0));
   consumer consumer((.a(a0),.b(b0));
   r r0(.x(x0),.y(y0));
   endmodule
   module producer(a,b,x,y);
     output a,b;
     input x,y;
   endmodule
   module consumer(a,b);
     input a,b;
   endmodule
   module r(x,y);
     output x,y;
   endmodule
```

109

interface_object unit_object_name.get_interface(port_direction);
DESCRIPTION:

Return a interface_object_name which is a list of all ports in unit_object_name with port direction.

```
port_direction = INPUT|OUTPUT|INOUT EXAMPLE:
```

FIGURE 1.38

```
a,b,c Q X,y,z
```

```
CSL CODE
   //AB
   csl unit p,q,r,top;
   //create a interface object
   csl interface p ifc;
   p ifc.add port list(output,csl list(a,b));
   p ifc.add port list(input,csl list(x,y));
   p.add interface(p ifc);
   //use only the output ports from the p interface
   q.add_interface(p.get_interface(output));
   q.get interface().reverse();
   //use only the input ports from the p interface
   r.add_interface(p.get_interface(input));
   r.get interface().reverse();
   top.add instance(p,p0);
   top.add_instance(q,q0);
   top.add instance(r,r0);
VERILOG CODE
   //AB
   module top();
     wire a0;
     wire b0;
     wire x0;
     wire y0;
   p p0(.a(a0),.b(b0),.x(x0),.y(y0));
   q q0(.a(a0),.b(b0));
   r r0(.x(x0),.y(y0));
```

```
endmodule

module p(a,b,x,y);
  output a,b;
  input x,y;
endmodule

module q(a,b);
  input a,b;
endmodule

module r(x,y);
  output x,y;
endmodule
```

```
unit object name.add interface group (interface group name);
DESCRIPTION:
need to clear this up
//
EXAMPLE:
//
CSL CODE
   csl_interface ifc(csl_list(ci, x, y)(input), csl_list(co, s)(output));
   csl unit FA0, FA1, FA2, 3 bit FA;
   FA0.add interface(ifc);
   FA1.add_interface(ifc);
   FA2.add interface(ifc);
   csl interface ifco(ifc), ifc1(ifc), ifc2(ifc);
   ifc0.remove port(co);
   ifc1.remove port list(csl list(co, ci));
   ifc2.remove port(ci);
   3_bit_FA.add_interface_list(csl_list(ifc0, ifc1, ifc2));
VERILOG CODE
   //verilog code goes here
```

2/16/07 111

interface_object_name.add_port(port_direction[,port_type][,bitrang
e],port name);

DESCRIPTION:

Adds the port *port_name* to the interface *interface_object_name*. The user specifies the port direction of ports for a **csl_unit** using **INPUT**, **OUTPUT** or **INOUT** in the *port_type* signal attribute.

TABLE 1.4 Port types

Туре	Description
PT_INPUT	Input port
PT_OUTPUT	Output port
PT_INOUT	Inout port

EXAMPLE:

112

```
CSL CODE
   //AB
   csl unit p,q,r,top;
   //create a interface object
   csl interface p ifc;
   csl bitrange br1;
   br1.set range(3,0);
   p_ifc.add_port(output,a);
   p ifc.add port(output,2,b);
   p ifc.add port(input,[3:0],x);
   p ifc.add port(input,br1,y);
   p.add interface(p ifc);
   //use only the output ports from the interface
   q.add interface(output,p ifc);
   q.get interface().reverse();
   //use only the input ports from the interface
   r.add_interface(input,p_ifc);
   r.get interface().reverse();
   top.add instance(p,p0);
   top.add_instance(q,q0);
   top.add instance(r,r0);
VERILOG CODE
   //AB
   'define BR1 3:0
   module top();
     wire a0;
```

2/16/07 **Confidential** Copyright © 2006 Fastpath Logic, Inc. Copying in any form

Confidential Copyright © 2006 Fastpath Logic, Inc. Copyring in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

Chapter 1

```
wire [1:0] b0;
  wire [3:0] x0;
  wire [BR1] y0;
p p0(.a(a0),.b(b0),.x(x0),.y(y0));
q q0(.a(a0),.b(b0));
r r0(.x(x0),.y(y0));
endmodule
module p(a,b,x,y);
  output a;
  output [1:0] b;
  input [3:0] x;
  input [BR1] y;
endmodule
module q(a,b);
  input a;
  input [1:0] b;
endmodule
module r(x,y);
  output [3:0] x;
  output [BR1] y;
endmodule
```

2/16/07 113


```
interface object name.remove port(port name);
```

Removes a port from a unit's interface. This is useful when the interface of a unit is reused and some ports are not needed or need to be changed.

EXAMPLE:

In the following example, three units share similar interfaces (receive the same data, but output different data). The remove_port() method is used along with copy constructors to customize these interfaces.

FIGURE 1.39 Units sharing similar interfaces



```
CSL CODE
    //AB
    csl_unit top, u1, u2, u3;
    scope top {
        add_port_list(input, csl_list(clk,x_in,y_in,v_in));
        add_port_list(output, csl_list(
        x1_out,y1_out,v1_out,u1x,x2_out,v2_out,u2x,y3_out,v3_out,u3x));
```

114 2/16/07

Confidential Copyright © 2006 Fastpath Logic, Inc. Copying in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

```
}
   csl interface if1;
   if1.add port list(input,csl list(clk,x in,y in,v in));
   if1.add port list(output,csl list(x out,y out,v out,ulx));
   csl interface if2(if1);
   //ports are removed to customize the interface
   if2.remove port(u1x);
   if2.remove port(y out);
   if2.add port(output,u2x);
   csl interface if3(if1);
   if3.remove port list(csl list(u1x,x out));
   if3.add port(output,u3x);
   ul.add interface(if1, if1);
   u2.add interface(if2,if2);
   u3.add interface(if3,if3);
   top.add instance(u1,u10(.clk(clk),.x in(x in),.y in(y in),.v in(v in),
   .x_out(x1_out),.y_out(y1_out),.v_out(v1_out),.u1x(u1x)));
   top.add instance(u2,u20(.clk(clk),.x in(x in),.y in(y in),.v in(v in),
   .x_out(x2_out),.v_out(v2_out),.u2x(u2x)));
   top.add instance(u3,u30(.clk(clk),.x in(x in),.y in(y in),.v in(v in),
   .y_out(y3_out),.v_out(v3_out),.u3x(u3x)));
VERILOG TYPE
   //AB
   module top(
   x1 out,y1 out,v1 out,u1x,x2 out,v2 out,u2x,y3 out,v3 out,u3x,clk,x in,
   y_in, v_in);
     input clk,x in,y in,v in;
     output x1 out,y1 out,v1 out,u1x,x2 out,v2 out,u2x,y3 out,v3 out,u3x;
     u1 u10(
   .clk(clk),.x in(x in),.y in(y in),.v in(v in),.x out(x1 out),.y out(y1
   _out),.v_out(v1_out),.u1x(u1x));
     u2 u20(
   .clk(clk),.x_in(x_in),.y_in(y_in),.v_in(v_in),.x_out(x2_out),.v_out(v2
   out),.u2x(u2x));
     u3 u30 (
   .clk(clk),.x in(x in),.y in(y in),.v in(v in),.y out(y3 out),.v out(v3
   _out),.u3x(u3x));
   endmodule
```

```
module u1(x_out,y_out,v_out,u1x,clk,x_in,y_in,v_in);
  input clk,x_in,y_in,v_in;
  output x_out,y_out,v_out,u1x;
endmodule

module u2(x_out,v_out,u2x,clk,x_in,y_in,v_in);
  input clk,x_in,y_in,v_in;
  output x_out,v_out,u2x;
endmodule

module u3(y_out,v_out,u3x,clk,x_in,y_in,v_in);
  input clk,x_in,y_in,v_in;
  output y_out,v_out,u3x;
endmodule
```

interface_object_name.add_port_list(port_direction[,port_type][,bi
trange],list_object);

DESCRIPTION:
Adds a port list to the unit's interface. The portlist can be declared within a CSL anoymous list (eg:
csl_list(a,b,c,d))
EXAMPLE:

```
//
CSL CODE
   ///AB
   csl unit p,q,r,top;
   //create a interface object
   csl interface p ifc;
   p ifc.add port list(output,csl list(a,b));
   p ifc.add port list(input,csl list(x,y));
   p.add interface(p ifc);
   //use only the output ports from the interface
   q.add interface(output,p ifc);
   q.get interface().reverse();
   //use only the input ports from the interface
   r.add interface(input,p ifc);
   r.get interface().reverse();
   top.add_instance(p,p0);
   top.add instance(q,q0);
   top.add instance(r,r0);
VERILOG CODE
   //AB
   module top();
     wire a0;
     wire b0;
     wire x0;
     wire v0;
   p p0(.a(a0),.b(b0),.x(x0),.y(y0));
   q q0(.a(a0),.b(b0));
   r r0(.x(x0),.y(y0));
   endmodule
   module p(a,b,x,y);
     output a,b;
     input x,y;
```

```
endmodule
module q(a,b);
  input a,b;
endmodule
module r(x,y);
  output x,y;
endmodule
```


```
nterface object name.remove port list(list object);
```

Removes a list of ports from a unit's interface. This is useful when the interface of a unit is reused and some ports are not needed or need to be changed. The list object can be previously declared or an anonymous list could be used; remove_port_list() can remove ports of different widths at once.

EXAMPLE:

In the following example, three units share similar interfaces (receive the same data, but output different data). The remove_port_list() method is used along with copy constructors to customize these interfaces.

FIGURE 1.40 Units sharing similar interfaces



```
CSL CODE
   //AB
   csl_unit top, u1, u2, u3;
   scope top {
    add_port_list(input, csl_list(clk,x_in,y_in,v_in));
    add_port_list(output, csl_list(
```

```
x1 out,y1 out,v1 out,u1x,x2 out,v2 out,u2x,y3 out,v3 out,u3x));
   }
   csl interface if1;
   if1.add port list(input,csl list(clk,x in,y in,v in));
   if1.add port list(output,csl list(x out,y out,v out,ulx));
   csl interface if2(if1);
   //ports are removed to customize the interface
   if2.remove port list(csl list(y out,u1x));
   if2.add port(output,u2x);
   csl interface if3(if1);
   if3.remove port list(csl list(u1x,x out));
   if3.add port(output,u3x);
   ul.add interface(if1, if1);
   u2.add interface(if2,if2);
   u3.add interface(if3,if3);
   top.add instance(u1,u10(.clk(clk),.x in(x in),.y in(y in),.v in(v in),
   .x_out(x1_out),.y_out(y1_out),.v_out(v1_out),.u1x(u1x)));
   top.add instance(u2,u20(.clk(clk),.x in(x in),.y in(y in),.v in(v in),
   .x_out(x2_out),.v_out(v2_out),.u2x(u2x)));
   top.add instance(u3,u30(.clk(clk),.x in(x in),.y in(y in),.v in(v in),
   .y_out(y3_out),.v_out(v3_out),.u3x(u3x)));
VERILOG TYPE
   //AB
   module top (
   x1 out,y1 out,v1 out,u1x,x2 out,v2 out,u2x,y3 out,v3 out,u3x,clk,x in,
   y_in, v_in);
     input clk,x in,y in,v in;
     output x1 out,y1 out,v1 out,u1x,x2 out,v2 out,u2x,y3 out,v3 out,u3x;
     u1 u10(
   .clk(clk),.x in(x in),.y in(y in),.v in(v in),.x out(x1 out),.y out(y1
   out),.v out(v1 out),.u1x(u1x));
     u2 u20(
   .clk(clk),.x_in(x_in),.y_in(y_in),.v_in(v_in),.x_out(x2_out),.v_out(v2
   out),.u2x(u2x));
     u3 u30 (
   .clk(clk),.x in(x in),.y in(y in),.v in(v in),.y out(y3 out),.v out(v3
   _out),.u3x(u3x));
   endmodule
```

120 2/16/07

Confidential Copyright © 2006 Fastpath Logic, Inc. Copying in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

```
module u1(x_out,y_out,v_out,u1x,clk,x_in,y_in,v_in);
    input clk,x_in,y_in,v_in;
    output x_out,y_out,v_out,u1x;
endmodule

module u2(x_out,v_out,u2x,clk,x_in,y_in,v_in);
    input clk,x_in,y_in,v_in;
    output x_out,v_out,u2x;
endmodule

module u3(y_out,v_out,u3x,clk,x_in,y_in,v_in);
    input clk,x_in,y_in,v_in;
    output y_out,v_out,u3x;
endmodule
```

2/16/07 121

interface object name.add interface(port direction, signal group);

DESCRIPTION:


pending removal

Adds a signal group to the unit's interface.

EXAMPLE:

An example will be provided here

FIGURE 1.41 Clos Switch



```
CSL CODE
```

122

```
//AV
csl unit cswitch, sen;
//create the interfaces
csl interface selection;
csl interface input signs, output signs;
scope cswitch {
  add port(input, 32, in0);
  //using an anonymous list to add ports to cswitch unit's interface
  csl signal group sel (csl list(sel00, sel01, sel10, sel11));
  add interface(selection);
  selection.add interface(input,sel);
  add port(output, 32, out0);
scope sen {
  csl signal group in (csl list(x0,x1));
  csl signal group out (csl list(y0,y1));
  add interface();
  add port list(input, 8, csl list(x0, x1));
  add port list(output, 8, csl_list(y0, y1));
  add port(input, sel);
}
```

Confidential Copyright © 2006 Fastpath Logic, Inc. Copying in any form

```
scope cswitch {
     add instance list(sen,csl list(sen0,sen1,sen2,sen3));
     sen0.connect(.x0(in0[31:24]), .x1(in0[23:16]), .y0(sen1.x0),
   .sel(sel00));
     sen1.connect(.x1(sen2.y0), .y0(out0[31:24]), .y1(out0[23:16]),
   .sel(sel01));
     sen2.connect(.x0(in0[15:8]), .x1(in0[7:0]), .y0(sen1.x1),
   .sel(sel10));
     sen3.connect(.x0(sen0.y1), .y0(out0[15:8]), .y1(out0[7:0]),
   .sel(sel11));
   }
VERILOG CODE
   //AV
   module cswitch(in0,out0, sel00,sel01,sel10,sel11);
       input [31:0] in0;
       input sel00, sel01, sel10, sel11;
       output [31:0] out0;
       wire sel00, sel01, sel10, sel11;
       wire [7:0] x00,x01,y00,y01;
       wire [7:0] x10,x11,y10,y11;
       wire [7:0] x20,x21,y20,y21;
       wire [7:0] x30,x31,y30,y31;
       assign x00 = in0[31:24];
       assign x01 = in0[23:16];
       assign x20 = in0[15:8];
       assign x21 = in0[7:0];
       assign y10 = out0[31:24];
       assign y11 = out0[23:16];
       assign y30 = out0[15:8];
       assign y31 = out0[7:0];
       sen sen0(x00, x01, y00, y01, sel00);
       sen sen1 (x10, x11, y10, y11, sel01);
       sen sen2(x20,x21,y20,y21,sel10);
       sen sen3(x30,x31,y30,y31,sel11);
   endmodule
   module sen(x0,x1,y0,y1,sel);
       input [7:0] x0,x1;
       input sel;
       output [7:0] y0,y1;
   endmodule
```

unit_object_name.add_signal([signal_data_type,][bitrange,]signal_n
ame);


DESCRIPTION:

Add the signal <code>signal_object_name</code> to the unit <code>unit_object_name</code>. Multiple signals that share the same characteristics may be added by simply writing them in the argument list of the add_signal() method or by first creating a list of signals, and using the list name as a parameter instead of <code>signal_object_name</code>. The following parameters for this method are optional: <code>bitrange</code> specifies the bit range of the declared signal. If there is a list of signals, the bit range is applied to all the signals in list; <code>signal_data_type</code> refers to the data type of the signal: this can be <code>wire</code> or <code>reg</code>;

EXAMPLE:

Create an unit with 4 instances, and then add input and output ports and internal signals.

FIGURE 1.42 An unit with input signals, output signals and internal wires



```
CSL CODE
   // AV
   csl unit block1, delay, cd, ctrl, box;
   scope block1 {
     csl signal i0, i1, i2, i3, en;
     csl signal sqn1(1,0), sgn2(1,0), sgn3, data_out (3,0);
     csl list input signals(i0,i1,i2,i3);
     add port list(input,1,input signals);
     add port(input,1,en);
     csl list output signals(sqn1,sqn2,sqn3,data out);
     add_port_list(output, output signals);
     add signal(wire, 1, del);
     add signal(wire, 1, valid);
     add signal(reg,1,state);
     add_signal_list(wire,1,csl_list(d0,d1));
     add instance(delay, delay1);
     add instance(cd,cd1);
```

```
add instance(ctrl,ctrl1);
     add instance(box,box1);
   }
   delay.add port(input, 1, en);
   delay.add port(output,1,del);
   cd.add port list(input,1,input signals);
   cd.add port(output, 1, do);
   cd.add port(output,1,d1);
   ctrl.add port list(input,1,csl list(del,state));
   ctrl.add port(input, 1, valid);
   box.add port list(input,1,csl list(valid,d0,d1));
   box.add port list(input,output signals);
   box.add port(output,1,state);
   //if auto route is set then the signals will be automatically connected
   by name and the next lines can be ignored
   scope block1 {
     delay1.connect(.en(en),.del(ctrl1.del));
     cd1.connect(.i0(i0),.i1(i1),.i2(i2),.i3(i3),.en(en),
   .do(box1.do),.d1(box1.d1));
     ctrl1.connect(.valid(box1.valid),.state(box1.state));
     box1.connect(.sgn1(sgn1),.sgn2(sgn2),.sgn3(sgn3),
   .data out(data out));
VERILOG CODE
   // AV
   module block1(en,i0,i1,i2,i3,sgn1,sgn2,sgn3,data out);
       input en, i0, i1, i2, i3;
       output [1:0] sgn1, sgn2;
       output sqn3;
       output [3:0] data out;
       reg [3:0] data out;
       wire i0, i1, i2, i3, en, del, valid, d0, d1, sgn3;
       wire [1:0] sgn1, sgn2;
       wire [3:0] d out;
       wire state;
       delay delay1(.en(en),.del(del));
       cd cd1(.en(en),.i0(i0),.i1(i1),.i2(i2),.i3(i3),.d0(d0),.d1(d1));
       ctrl ctrl1(.del(del),.state(state),.valid(valid));
```

```
box
box1(.valid(valid),.d0(d0),.d1(d1),.state(state),.sqn1(sqn1),.sqn2(sqn
2),.sgn3(sgn3),.data_out(d_out));
endmodule
module delay(en,del);
    input en;
    output del;
endmodule
module cd(en,i0,i1,i2,i3,d0,d1);
    input en,i0,i1,i2,i3;
    output d0, d1;
endmodule
module ctrl(del, state, valid);
    input del,state;
    output valid;
endmodule
module box(valid, d0, d1, state, sgn1, sgn2, sgn3, data out);
    input valid, d0, d1;
    output [1:0] sgn1,sgn2;
    output sgn3,state;
    output[3:0] data_out;
endmodule
```


```
unit_object_name.add_signal_list([signal_data_type,] [bitrange,]
list object);
```

Add the signal <code>signal_object_name</code> to the unit <code>unit_object_name</code>. Multiple signals that share the same characteristics may be added by simply writing them in the argument list of the <code>add_signal()</code> method or by first creating a list of signals, and using the list name as a parameter instead of <code>signal_object_name</code>. The following parameters for this method are optional: <code>bitrange</code> specifies the bit range of the declared signal. If there is a list of signals, the bit range is applied to all the signals in list; <code>signal_data_type</code> refers to the data type of the signal: this can be <code>wire</code> or <code>reg</code>;

EXAMPLE:

Create an unit with 4 instances, and then add input and output ports and internal signals.

FIGURE 1.43 An unit with input signals, output signals and internal wires block1



```
CSL CODE
   // AV
   csl unit block1, delay, cd, ctrl, box;
   scope block1 {
     csl signal i0, i1, i2, i3, en;
     csl signal sqn1(1,0), sqn2(1,0), sqn3, data out (3,0);
     csl list input signals(i0,i1,i2,i3);
     add port list(input,1,input signals);
     add port(input,1,en);
     csl list output signals(sqn1,sqn2,sqn3,data out);
     add port list(output, output signals);
     add signal(wire,1,del);
     add signal(wire, 1, valid);
     add signal(reg,1,state);
     add_signal_list(wire,1,csl_list(d0,d1));
     add instance(delay, delay1);
     add instance(cd,cd1);
```

```
add instance(ctrl,ctrl1);
     add instance(box, box1);
   }
   delay.add port(input,1,en);
   delay.add port(output,1,del);
   cd.add port list(input,1,input signals);
   cd.add port(output, 1, do);
   cd.add port(output,1,d1);
   ctrl.add port list(input,1,csl list(del,state));
   ctrl.add port(input, 1, valid);
   box.add port list(input,1,csl list(valid,d0,d1));
   box.add port list(input,output signals);
   box.add port(output, 1, state);
   /* if auto route is set then the signals will be automatically con-
   nected by name and the next lines can be ignored */
   scope block1 {
     delay1.connect(.en(en),.del(ctrl1.del));
     cd1.connect(.i0(i0),.i1(i1),.i2(i2),.i3(i3),.en(en),
   .do(box1.do),.d1(box1.d1));
     ctrl1.connect(.valid(box1.valid),.state(box1.state));
     box1.connect(.sgn1(sgn1),.sgn2(sgn2),.sgn3(sgn3),
   .data out(data out));
VERILOG CODE
   // AV
   module block1(en,i0,i1,i2,i3,sgn1,sgn2,sgn3,data out);
       input en, i0, i1, i2, i3;
       output [1:0] sgn1, sgn2;
       output sgn3;
       output [3:0] data out;
       reg [3:0] data out;
       wire i0, i1, i2, i3, en, del, valid, d0, d1, sgn3;
       wire [1:0] sgn1, sgn2;
       wire [3:0] d out;
       wire state;
       delay delay1(.en(en),.del(del));
       cd cd1(.en(en),.i0(i0),.i1(i1),.i2(i2),.i3(i3),.d0(d0),.d1(d1));
       ctrl ctrl1(.del(del),.state(state),.valid(valid));
```

```
hox
box1(.valid(valid),.d0(d0),.d1(d1),.state(state),.sqn1(sqn1),.sqn2(sqn
2),.sgn3(sgn3),.data_out(d_out));
endmodule
module delay(en,del);
    input en;
    output del;
endmodule
module cd(en,i0,i1,i2,i3,d0,d1);
    input en,i0,i1,i2,i3;
    output d0, d1;
endmodule
module ctrl(del, state, valid);
    input del,state;
    output valid;
endmodule
module box(valid, d0, d1, state, sgn1, sgn2, sgn3, data out);
    input valid, d0, d1;
    output [1:0] sgn1,sgn2;
    output sgn3,state;
    output[3:0] data_out;
endmodule
```

2/16/07 129


```
unit object name.add signal group(signal group name);
```

Add the signal group signal_group_name to the unit unit_object_name. If the parameter is an existing signal group from another scope, a copy of the respective signal group will be placed in the current scope. If the parameter is a non existing signal group, a new object of type signal group will be created in the current scope.

EXAMPLE:

This example shows how add_signal_group command can copy a signal group from another scope or create a new signal group with its default constructor if the name used as a parameter has not been previously declared as a signal group.

FIGURE 1.44 Intersected signal groups



```
CSL CODE
    //AB
    csl_unit
    tx0,tx1,tx2,tx3,tx4,tx5,tx6,tx7,rcv0,rcv1,rcv2,rcv3,receiver,top;
    top.add_signal_list(csl_list(s0,s1,s2,s3,s4,s5,s6,s7));
    tx0.add_port(output,top.s0);
    tx1.add_port(output,top.s1);
    tx2.add_port(output,top.s2);
    tx3.add_port(output,top.s3);
    tx4.add_port(output,top.s4);
    tx5.add_port(output,top.s5);
    tx6.add_port(output,top.s6);
    tx7.add_port(output,top.s7);
    scope top {
```

```
csl signal group sgn00(s0,s1,s2,s3);
csl signal group sgn10(s4,s5,s6,s7);
}
rcv0.add interface(input, top.sqn00);
rcv1.add interface(input, top.sgn10);
scope receiver {
  //copy a signal group from another scope
  add signal group(top.sgn00);
  add signal group(top.sgn10);
  //the following signal groups are being created
  add signal group(sgn01);
  add signal group(sgn11);
  //for illustrative purposes
  sgn01.add signal list(csl list(s0,s1,s2,s3));
  sqn11.add signal list(csl list(s4,s5,s6,s7));
  //Question: once a group is being added to a scope
  //is it possible to reference the signals in the group
  //only by their name ?
  sqn11.add signal list(csl list(sqn01.s2,sqn01.s3));
  sqn01.add signal list(csl list(sqn11.s4,sqn11.s5));
  sgn11.remove signal list(csl list(s4,s5));
  sqn01.remove signal list(csl list(s2,s3));
  add port list(input, sgn00);
  add port list(input, sgn10);
  add instance(rcv0,rcv00);
  add instance(rcv1,rcv10);
/*the connect method will automatically create ports and
prefix them so that no name clashes would occur */
  sgn00.connect(top design.sgn00);
  sgn10.connect(top design.sgn10);
/*no need to connect sqn00 with sqn01 and sqn10 with sqn11
because these groups share the same scope and only specify
different signal organization */
}
/* we do the following to preserve naming and have autorouter
connect the signals/ports without explicitly connecting them */
rcv2.add interface(input, receiver.sgn01);
rcv3.add interface(input, receiver.sgn11);
scope receiver {
  add instance(rcv2,rcv20);
```

```
add instance(rcv3,rcv30);
   }
   scope top {
     add instance(receiver, receiver0);
     add instance(tx0,tx00);
     add instance(tx1,tx10);
     add instance(tx2,tx20);
     add instance(tx3,tx30);
     add_instance(tx4,tx40);
     add instance(tx5,tx50);
     add instance(tx6,tx60);
     add instance(tx7,tx70);
   }
VERILOG CODE
   //AB
   `define WIDTH S0 1
   `define WIDTH_S1 1
   `define WIDTH S2 1
   `define WIDTH S3 1
   `define WIDTH S4 1
   `define WIDTH_S5 1
   `define WIDTH S6 1
   `define WIDTH S7 1
   module top();
     wire [`WIDTH S0-1:0] s0;
     wire [`WIDTH_S1-1:0] s1;
     wire [`WIDTH S2-1:0] s2;
     wire [`WIDTH_S3-1:0] s3;
     wire [`WIDTH_S4-1:0] s4;
     wire [`WIDTH S5-1:0] s5;
     wire [`WIDTH S6-1:0] s6;
     wire [`WIDTH_S7-1:0] s7;
     wire [(`WIDTH S0+`WIDTH S1+`WIDTH S2+`WIDTH S3)-1:0] sgn00;
     wire [('WIDTH S4+'WIDTH S5+'WIDTH S6+'WIDTH S7)-1:0] sqn10;
     assign sgn00 = {s0, s1, s2, s3};
     assign sgn10 = {s4, s5, s6, s7};
     tx0 tx00(.s0(s0));
```

132

```
tx1 tx10(.s1(s1));
  tx2 tx20(.s2(s2));
  tx3 tx30(.s3(s3));
  tx4 tx40(.s4(s4));
  tx5 tx50(.s5(s5));
  tx6 tx60(.s6(s6));
  tx7 tx70(.s7(s7));
  receiver receiver0(.sgn00(sgn00),.sgn10(sgn10));
endmodule
module receiver(sgn00,sgn10);
  input [(`WIDTH S0+`WIDTH S1+`WIDTH S2+`WIDTH S3)-1:0] sgn00;
  input [(`WIDTH S4+`WIDTH S5+`WIDTH S6+`WIDTH S7)-1:0] sqn10;
 wire [`WIDTH_S0-1:0] s0;
  wire [`WIDTH S1-1:0] s1;
  wire [`WIDTH_S2-1:0] s2;
 wire [`WIDTH_S3-1:0] s3;
 wire [`WIDTH S4-1:0] s4;
 wire [`WIDTH_S5-1:0] s5;
 wire [`WIDTH_S6-1:0] s6;
  wire [`WIDTH S7-1:0] s7;
 wire [(`WIDTH S0+`WIDTH S1+`WIDTH S4+`WIDTH S5)-1:0] sqn01;
  wire [(`WIDTH S2+`WIDTH S3+`WIDTH S6+`WIDTH S7)-1:0] sqn11;
  assign \{s0, s1, s2, s3\} = sgn00;
  assign \{s4, s5, s6, s7\} = sgn10;
  assign sgn01 = {s0, s1, s4, s5};
  assign sgn11 = \{s2, s3, s6, s7\};
  rcv0 rcv00(.sqn00(sqn00));
  rcv1 rcv10(.sgn10(sgn10));
  rcv2 rcv20(.sgn01(sgn01));
  rcv3 rcv30(.sgn11(sgn11));
endmodule
module rcv0(sgn00);
  input [(`WIDTH S0+`WIDTH S1+`WIDTH S2+`WIDTH S3)-1:0] sqn00;
endmodule
```

```
module rcv1(sgn10);
  input [(`WIDTH S4+`WIDTH S5+`WIDTH S6+`WIDTH S7)-1:0] sqn10;
endmodule
module rcv2(sgn01);
  input [(`WIDTH S0+`WIDTH S1+`WIDTH S4+`WIDTH S5)-1:0] sqn01;
endmodule
module rcv3(sqn11);
  input [(`WIDTH S2+`WIDTH S3+`WIDTH S6+`WIDTH S7)-1:0] sqn11;
endmodule
module tx0(s0);
  output [`WIDTH S0-1:0] s0;
endmodule
module tx1(s1);
  output [`WIDTH S1-1:0] s1;
endmodule
module tx2(s2);
  output [`WIDTH S2-1:0] s2;
endmodule
module tx3(s3);
  output [`WIDTH S3-1:0] s3;
endmodule
module tx4(s4);
  output [`WIDTH S4-1:0] s4;
endmodule
module tx5(s5);
  output [`WIDTH S5-1:0] s5;
endmodule
module tx6(s6);
  output [`WIDTH S6-1:0] s6;
endmodule
```

```
module tx7(s7);
  output [`WIDTH_S7-1:0] s7;
endmodule
```


```
nit_object_name.add_unit_parameter(parameter_object_name,
default value);
```

Create a module parameter in *unit_object_name* with the name *parameter_object_name* and the default value *default* value.

EXAMPLE:

The unit hierarchy example shows how to add parameters to unit declarations.

FIGURE 1.45 Unit hierarchy



```
CSL CODE
   //AB
   csl unit proc, cluster, chip;
   proc.add port(input, 8, addr);
   //add unit parameter with default value
   proc.add_unit_parameter(PN,-1);
   proc.add unit parameter(CLN, -1);
   scope cluster {
     add_port(input,8,addr);
     //default value will be overriden in instances
     add unit parameter (CLN, -1);
     add instance(proc, proc0);
     proc0.override unit parameter(PN,0);
     proc0.override_unit_parameter(CLN,CLN);
     addr.connect(proc0);
     add instance(proc, proc1);
     proc0.override unit parameter (PN, 1);
     proc0.override_unit_parameter(CLN,CLN);
     addr.connect(proc1);
   }
```

```
scope chip {
     add_port(input,8,in_addr);
     add instance(cluster, cluster0);
     cluster0.override unit parameter(CLN,0);
     in addr.connect(cluster0);
     add_instance(cluster, cluster1);
     cluster1.override unit parameter(CLN,1);
     in addr.connect(cluster1);
   }
VERILOG CODE
   //AB
   module chip(in addr);
     input [7:0] in addr;
     cluster #(0) cluster0 (.addr(in_addr));
     cluster #(1) cluster1 (.addr(in_addr));
   endmodule
   module cluster (addr);
     parameter CLN=-1;
     input [7:0] addr;
     proc #(0,CLN) proc0 (.addr(addr));
     proc #(1,CLN) proc1 (.addr(addr));
   endmodule
   module proc(addr);
     parameter PN=-1, CLN=-1;
     input [7:0] addr;
   endmodule
```


```
instance_object_name.override_unit_parameter(parameter_object_name
, parameter value);
```

Set the unit parameter parameter_object_name equal to parameter_value

EXAMPLE:

The unit hierarchy example shows how to override the parameters of each instance.

FIGURE 1.46 Unit hierarchy



```
CSL CODE
   //AB
   csl unit proc, cluster, chip;
   proc.add port(input, 8, addr);
   proc.add unit parameter(PN, -1);
   proc.add unit parameter (CLN, -1);
   scope cluster {
     add port(input, 8, addr);
     add unit parameter (CLN, -1);
     add instance(proc, proc0);
     //parameter in instance overridden with a value
     proc0.override unit parameter(PN,0);
     //parameter overridden with a local parameter
     proc0.override unit parameter(CLN, CLN);
     addr.connect(proc0);
     add instance(proc, proc1);
     proc0.override unit parameter(PN,1);
     proc0.override unit parameter(CLN, CLN);
     addr.connect(proc1);
   }
   scope chip {
```

```
add port(input,8,in addr);
     add instance(cluster, cluster0);
     cluster0.override unit parameter(CLN,0);
     in addr.connect(cluster0);
     add instance(cluster, cluster1);
     cluster1.override unit parameter(CLN, 1);
     in addr.connect(cluster1);
   }
VERILOG CODE
   module chip(in addr);
     input [7:0] in_addr;
     cluster #(0) cluster0 (.addr(in addr));
     cluster #(1) cluster1 (.addr(in_addr));
   endmodule
   module cluster (addr);
     parameter CLN=-1;
     input [7:0] addr;
     proc #(0,CLN) proc0 (.addr(addr));
     proc #(1,CLN) proc1 (.addr(addr));
   endmodule
   module proc(addr);
     parameter PN=-1, CLN=-1;
     input [7:0] addr;
   endmodule
```


```
unit_object_name.set_unit_prefix(prefix_string[,prefix_specifier])
:
```

Sets the signals within the <code>unit_object_name</code> with the prefix specified by <code>prefix_string</code>. Because some signals may be bound to ports, the same prefix is applied to these ports. Optionally the user can choose to apply <code>prefix_object_name</code> only to the unit interface or it's local elements by adding the <code>IFC_ONLY</code> or <code>LOCAL_ONLY</code> prefix pecifiers (add table with enum here). Default both specifiers are active.

EXAMPLE:

small description of the example.

FIGURE 1.47 An unit named block1 with 3 instances. Then set a prefix for an unit.



```
CSL CODE
   //AV
   csl unit block1, box, dy;
   scope block1 {
     csl list in signs(i0,i1,i2);
     csl_list out1_signs(d1_o0,d1_o1,d1_o2);
     csl_list out2_signs(d2_o0,d2_o1,d2_o2);
     csl list out3 signs(d3 o0,d3 o1,d3 o2);
     csl list out signs (out1 signs, out2 signs, out3 signs);
     add_port_list(input,1,in_signs);
     add port list(output,1,out signs);
     csl list valid (vl1, vl12, vl23, vl3);
     add_signal_list(valid);
   }
   box.add port list(input,1,block1.in signs);
   dy.add port list(input,1,block1.in signs);
```

2/16/07

Confidential Copyright © 2006 Fastpath Logic, Inc. Copying in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

141

```
scope block1 {
  add instance(box,box1);
  add instance(box,box2);
  add instance(box,box3);
  scope box1 {
    add port(input, v11);
    add port(output, v112);
    add port list(output,block1.out1 signs);
    add signal(en);
    add instance(dy, dy1);
    scope dy1 {
      add port(input,en);
      add port(input, vl1);
      add port(output, v112);
      add port list(output,block1.out1 signs);
    }
  }
  scope box2 {
    add port(input, v12);
    add port(output, v123);
    add_port_list(output,block1.out2_signs);
    add signal (en);
    add instance(dy, dy2);
    scope dy2 {
      add port(input,en);
      add port(input, v112);
      add port(output, v123);
      add port list(output,block1.out2 signs);
    }
  }
  scope box3 {
    add port(input, v123);
    add_port(output, v13);
    add port list(output,block1.out3 signs);
    add signal(en);
    add_instance(dy,dy3);
    scope dy3 {
      add port(input,en);
      add port(input, v123);
      add port(output, v13);
```

2/16/07

Confidential Copyright © 2006 Fastpath Logic, Inc. Copying in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

```
add port list(output,block1.out3 signs);
    }
  }
}
block1.box1.set unit prefix(bx1);
/* all the instances, signals, ports and interface are
   now prefixed with the bk1 prefix only in verilog code
   en -> bk1 en, dy -> bk1 dy, vl1 -> bk1 vl1, i0 -> bk1 i0,
   i1 -> bk1 i1, i2 -> bk1 i2, d1 o0 -> bk1 d1 o0, d1 o1 -> bk1 d1 o1,
   d1 o2 -> bk1 d1 o2, box1 -> bk1 box1 */
block1.box2.set unit prefix(block1.box1.get unit prefix(),IFC ONLY);
/* we have only in verilog: box2 -> bk1 box2, vl12 -> bk1 vl12,
   v123 -> bk1 v123
   i0 -> bk1 i0, i1 -> bk1 i1, i2 -> bk1 i2, d1 o0 -> bk1 d1 o0,
   d1 o1 -> bk1 d1 o1, d1 o2 -> bk1 d1 o2 */
block1.box3.set unit prefix(block1.box1.get unit prefix(),LOCAL ONLY);
// en -> bk1 en, dy3 -> bk1 dy3
  box1.vl12.set signal prefix(b1 2);
// from now the name for this signal and the will be b1 2 bk1 vl12
  box2.d2 o0.set signal prefix(bx2);
// the signal and the port will be: bx2 bk1 d2 o0
box2.d2 o2.set signal prefix(block1.box1.vl12.get signal prefix());
// bx2 bk1 d2 o2
  box3.vl23.set signal prefix local(box2 3);
// only the signal will have the new name: box2 3 bk1 vl23
block1.box3.i0.set signal prefix local(bx3);
block1.box3.i2.set signal prefix local(block1.box3.i0.get signal prefi
x local());
/* the name for ports, signals and interface from the unit is unchanged
if the auto route is not set the connection must to be declared */
scope block1 {
   box1.dy1.connect(.i0(i0),.i1(i1),.i2(i2),.,i3(i3),.,vl1(vl1),
.vl12(vl12),.dl o0(dl o0),.dl o1(dl o1),.dl o2(dl o2),.en(box1.en));
   box2.dy2.connect(.i0(i0),.i1(i1),.i2(i2),.,i3(i3),.,vl12(vl12),
.vl23(vl23),.d2 o0(d2 o0),.d2 o1(d2 o1),.d2 o2(d2 o2),.en(box2.en));
   box3.dy3.connect(.i0(i0),.i1(i1),.i2(i2),.,i3(i3),.,v123(v123),
.vl3(vl3),.d3 o0(d3 o0),.d3 o1(d3 o1),.d3 o2(d3 o2),.en(box1.en));
}
```

143

```
VERILOG CODE
   //AV
   module block1(i0,i1,i2,d1 o0,d1 o1,d1 o2,d2 o0,d2 o1,d2 o2,
   d3_o0,d3_o1,d3_o2);
       input i0,i1,i2;
       output d1 o0,d1 o1,d1 o2,d2 o0,d2 o1,d2 o2,d3 o0,d3 o1,d3 o2;
       wire [2:0] in signs;
       wire [2:0] out1 signs,out2_signs,out3_signs;
       wire [8:0] out signs;
       assign in signs = \{i0, i1, i2\};
       assign out1 signs = {d1 o0,d1 o1,d1 o2};
       assign out2 signs = {d2 o0,d2 o1,d2 o2};
       assign out3 signs = {d3 o0,d3 o1,d3 o2};
       assign out signs = {out1 signs,out2 signs,out3 signs};
       wire vl1, vl12, vl23, vl3;
       box01 box1(i0,i1,i2,d1 o0,d1 o1,d1 o2,v11,v112);
       box02 box2(i0,i1,i2,d2 o0,d2 o1,d2 o2,v112,v123);
       box03 box3(i0,i1,i2,d3 o0,d3 o1,d3 o2,vl23,vl3);
   endmodule
   //change the name of the interfaces signals and instances
   module box01(bk1 i0,bk1 i1,bk1 i2,bk1 d1 o0,bk1 d1 o1,bk1 d1 o2,
   bk1 vl1,b1 2 bk1 vl12);
       input bk1 i0,bk1 i1,bk1 i2,bk1 vl1;
       output bk1 d1 o0,bk1 d1 o1,bk1 d1 o2,b1 2 bk1 vl12;
       wire bk1 en;
       dy01 bk1 dy01(bk1 i0,bk1 i1,bk1 i2,bk1 d1 o0,bk1 d1 o1,bk1 d1 o2,
   bk1 en,bk1 vl1,b1 2 bk1 vl12);
   endmodule
   //change only the name of the interfaces
   module
   box02(bk1 i0,bk1 i1,bk1 i2,bx2 bk1 d2 o0,bk1 d2 o1,bx2 bk1 d2 o2,
   bk1 vl12,bk1 vl23);
       input bk1 i0,bk1 i1,bk1 i2,bk1 vl12;
       output bx2 bk1 d2 o0,bk1 d2 o1,bx2 bk1 d2 o2,bk1 vl23;
       wire i0, i1, i2, d2_o0, d2_o1, d2_o2, v112, v123;
       assign i0 = bk1 i0;
       assign i1 = bk1 i1;
       assign i2 = bk1_i2;
       assign bx2 d2 o0 = bx2 bk1 d2 o0;
```

```
assign d2 o1 = bk1 d2 o1;
    assign bx2 d2 o2 = bx2 bk1 d2 o2;
    assign vl12 = bk1 vl12;
    assign vl23 = bk1 vl23;
    dy02 dy2(i0,i1,i2,bx2 d2 o0,d2 o1,bx2 d2 o2,en,vl12,vl23);
endmodule
//change only the name of the signals and instances
module box03(i0,i1,i2,d2 o0,d2 o1,d2 o2,v123,v13);
    input i0, i1, i2, v123;
    output d2 o0, d2 o1, d2 o2, v13;
    wire bk1 en,box2 3 bk1 vl23,bk1 vl3;
    wire bx3 bk1 i0,bk1_i1,bx3_bk1_i2,bk1_d2_o0,bk1_d2_o1,bk1_d2_o2;
    assign bx3 bk1 i0 = i0;
    assign bk1 i1 = i1;
    assign bx3 bk1 i2 = i2;
    assign bk1 d2 o0 = d2 o0;
    assign bk1 d2 o1 = d2 o1;
    assign bk1 d2 o2 = d2 o2;
    assign box2 3 bk1 vl23 = vl23;
    assign bk1 vl3 = vl3;
    dy03 bk1 dy3(bk1_i0,bk1_i1,bk1_i2,bk1_d2_o0,bk1_d2_o1,bk1_d2_o2,
bk1 en,bk1 vl23,bk1 vl3);
endmodule
//the prefix affect this
module dy01(bk1 i0,bk1 i1,bk1 i2,bk1 d1 o0,bk1 d1 o1,bk1 d1 o2,
bk1 en,bk1 vl1,b1 2 bk1 vl12);
    input bk1 i0,bk1 i1,bk1 i2,bk1 en,bk1 vl1;
    output bk1 d1 o0,bk1 d1 o1,bk1 d1 o2,b1 2 bk1 vl12;
endmodule
//the prefix affect this
module dy02(i0,i1,i2,bx2 d2 o0,d2 o1,bx2 d2 o2,en,v112,v123);
    input i0, i1, i2, en, vl12;
    output bx2_d2_o0,d2_o1,bx2_d2_o2,v123;
endmodule
//the prefix affect this
module dy03(bk1_i0,bk1_i1,bk1_i2,bk1_d2_o0,bk1_d2_o1,bk1_d2_o2,
bk1 en,bk1 vl23,bk1 vl3);
    input bk1 i0,bk1 i1,bk1 i2,bk1 en,bk1 vl23;
    output bk1 d2 o0,bk1 d2 o1,bk1 d2 o2,bk1 vl3;
endmodule
```

Confidential Copyright © 2006 Fastpath Logic, Inc. Copying in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

145


```
string unit_object_name.get_unit_prefix();
DESCRIPTION:
```

Returns the unit_object_name's string_prefix.

EXAMPLE:

small description of the example.

FIGURE 1.48 An unit named block1 with 3 instances.



```
CSL CODE
   //AV
   csl unit block1, box, dy;
   scope block1 {
     csl list in signs(i0, i1, i2);
     csl list out1 signs(d1 o0,d1 o1,d1 o2);
     csl_list out2_signs(d2_o0,d2_o1,d2_o2);
     csl list out3 signs(d3 o0,d3 o1,d3 o2);
     csl list out signs (out1 signs, out2 signs, out3 signs);
     add port list(input,1,in signs);
     add port list(output,1,out signs);
     csl list valid (vl1, vl12, vl23, vl3);
     add signal list(valid);
   }
   box.add_port_list(input,1,block1.in_signs);
   dy.add_port_list(input,1,block1.in_signs);
   scope block1 {
     add instance(box,box1);
     add instance(box,box2);
     add instance(box,box3);
```

2/16/07

Confidential Conveight © 2006 Fastnath Logic Inc. Conving in any form

```
scope box1 {
    add port(input, vl1);
    add port(output, v112);
    add port list(output, block1.out1 signs);
    add signal (en);
    add_instance(dy,dy1);
    scope dy1 {
      add port(input,en);
      add_port(input,vl1);
      add port(output, v112);
      add port list(output,block1.out1 signs);
    }
  }
  scope box2 {
    add port(input, v12);
    add port(output, v123);
    add_port_list(output,block1.out2_signs);
    add_signal(en);
    add instance(dy,dy2);
    scope dy2 {
      add_port(input,en);
      add port(input, v112);
      add port(output, v123);
      add port list(output,block1.out2 signs);
    }
  }
  scope box3 {
    add port(input, v123);
    add_port(output, v13);
    add_port_list(output,block1.out3_signs);
    add signal(en);
    add instance(dy, dy3);
    scope dy3 {
      add port(input,en);
      add port(input, v123);
      add_port(output, v13);
      add port list(output,block1.out3 signs);
    }
  }
}
```

2/16/07

Confidential Copyright © 2006 Fastpath Logic, Inc. Copying in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

```
block1.box1.set unit prefix(bx1);
   /* all the instances, signals, ports and interface are
      now prefixed with the bk1 prefix only in verilog code
      en -> bk1 en, dy -> bk1 dy, vl1 -> bk1 vl1, i0 -> bk1 i0,
      i1 -> bk1 i1, i2 -> bk1 i2, d1 o0 -> bk1 d1 o0, d1 o1 -> bk1 d1 o1,
      d1 o2 -> bk1 d1 o2, box1 -> bk1 box1 */
   block1.box2.set unit prefix(block1.box1.get unit prefix(),IFC ONLY);
   /* we have only in verilog: box2 -> bk1 box2, vl12 -> bk1 vl12,
      v123 -> bk1 v123
      i0 -> bk1 i0, i1 -> bk1 i1, i2 -> bk1 i2, d1 o0 -> bk1 d1 o0,
      d1 o1 -> bk1 d1 o1, d1 o2 -> bk1 d1 o2 */
   block1.box3.set unit prefix(block1.box1.get unit prefix(),LOCAL ONLY);
   // en -> bk1 en, dy3 -> bk1 dy3
     box1.vl12.set signal prefix(b1 2);
   // from now the name for this signal and the will be b1 2 bk1 vl12
     box2.d2 o0.set signal prefix(bx2);
   // the signal and the port will be: bx2 bk1 d2 o0
   box2.d2 o2.set signal prefix(block1.box1.vl12.get signal prefix());
   // bx2 bk1 d2 o2
     box3.vl23.set signal prefix local(box2 3);
   // only the signal will have the new name: box2 3 bk1 vl23
   block1.box3.i0.set signal prefix local(bx3);
   block1.box3.i2.set signal prefix local(block1.box3.i0.get signal prefi
   x local());
   /* the name for ports, signals and interface from the unit is unchanged
   in csl
   if the auto route is not set the connection must to be declared */
   scope block1 {
      box1.dy1.connect(.i0(i0),.i1(i1),.i2(i2),.,i3(i3),.,vl1(vl1),
   .vl12(vl12),.dl o0(dl o0),.dl o1(dl o1),.dl o2(dl o2),.en(box1.en));
      box2.dy2.connect(.i0(i0),.i1(i1),.i2(i2),.,i3(i3),.,vl12(vl12),
   .vl23(vl23),.d2 o0(d2 o0),.d2 o1(d2 o1),.d2 o2(d2 o2),.en(box2.en));
      box3.dy3.connect(.i0(i0),.i1(i1),.i2(i2),.,i3(i3),.,v123(v123),
   .vl3(vl3),.d3 o0(d3 o0),.d3 o1(d3 o1),.d3 o2(d3 o2),.en(box1.en));
   }
VERILOG CODE
   //AV
   module block1(i0,i1,i2,d1 o0,d1 o1,d1 o2,d2 o0,d2 o1,d2 o2,
   d3 o0,d3 o1,d3 o2);
       input i0, i1, i2;
2/16/07
```

Confidential Copyright © 2006 Fastpath Logic, Inc. Copying in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

```
output d1 o0,d1 o1,d1 o2,d2 o0,d2 o1,d2 o2,d3 o0,d3 o1,d3 o2;
    wire [2:0] in signs;
    wire [2:0] out1 signs, out2 signs, out3 signs;
    wire [8:0] out signs;
    assign in signs = \{i0, i1, i2\};
    assign out1 signs = {d1 o0,d1 o1,d1 o2};
    assign out2 signs = {d2 o0,d2 o1,d2 o2};
    assign out3 signs = {d3 o0,d3 o1,d3 o2};
    assign out signs = {out1 signs,out2 signs,out3 signs};
    wire vl1, vl12, vl23, vl3;
    box01 box1(i0,i1,i2,d1 o0,d1 o1,d1 o2,v11,v112);
    box02 box2(i0,i1,i2,d2 o0,d2 o1,d2 o2,v112,v123);
    box03 box3(i0,i1,i2,d3 o0,d3 o1,d3 o2,vl23,vl3);
endmodule
//change the name of the interfaces signals and instances
module box01(bk1 i0,bk1 i1,bk1 i2,bk1 d1 o0,bk1 d1 o1,bk1 d1 o2,
bk1 vl1,b1 2 bk1 vl12);
    input bk1 i0,bk1 i1,bk1 i2,bk1 vl1;
    output bk1 d1 o0,bk1 d1 o1,bk1 d1 o2,b1 2 bk1 vl12;
    wire bk1 en;
    dy01 bk1_dy01(bk1_i0,bk1_i1,bk1_i2,bk1_d1_o0,bk1_d1_o1,bk1_d1_o2,
bk1 en,bk1 vl1,b1 2 bk1 vl12);
endmodule
//change only the name of the interfaces
module
box02(bk1_i0,bk1_i1,bk1_i2,bx2_bk1_d2_o0,bk1_d2_o1,bx2_bk1_d2_o2,
bk1 vl12,bk1 vl23);
    input bk1_i0,bk1_i1,bk1_i2,bk1_vl12;
    output bx2_bk1_d2_o0,bk1_d2_o1,bx2_bk1_d2_o2,bk1_vl23;
    wire en;
    wire i0, i1, i2, d2 o0, d2 o1, d2 o2, v112, v123;
    assign i0 = bk1 i0;
    assign i1 = bk1 i1;
    assign i2 = bk1 i2;
    assign bx2 d2 o0 = bx2 bk1 d2 o0;
    assign d2 o1 = bk1 d2 o1;
    assign bx2 d2 o2 = bx2 bk1 d2 o2;
    assign vl12 = bk1 vl12;
    assign vl23 = bk1 vl23;
    dy02 dy2(i0,i1,i2,bx2_d2_o0,d2_o1,bx2_d2_o2,en,vl12,vl23);
```

Confidential Copyright © 2006 Fastpath Logic, Inc. Copyring in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

endmodule

```
//change only the name of the signals and instances
module box03(i0,i1,i2,d2 o0,d2 o1,d2 o2,v123,v13);
    input i0,i1,i2,vl23;
    output d2 o0, d2 o1, d2 o2, v13;
    wire bk1 en,box2 3 bk1 vl23,bk1 vl3;
    wire bx3 bk1 i0,bk1 i1,bx3 bk1 i2,bk1 d2 o0,bk1 d2 o1,bk1 d2 o2;
    assign bx3 bk1 i0 = i0;
    assign bk1 i1 = i1;
    assign bx3 bk1 i2 = i2;
    assign bk1 d2 o0 = d2 o0;
    assign bk1 d2 o1 = d2 o1;
    assign bk1 d2 o2 = d2 o2;
    assign box2 3 bk1 vl23 = vl23;
    assign bk1 vl3 = vl3;
    dy03 bk1 dy3(bk1 i0,bk1 i1,bk1 i2,bk1 d2 o0,bk1 d2 o1,bk1 d2 o2,
bk1 en,bk1 vl23,bk1 vl3);
endmodule
//the prefix affect this
module dy01(bk1_i0,bk1_i1,bk1_i2,bk1_d1_o0,bk1_d1_o1,bk1_d1_o2,
bk1 en,bk1 vl1,b1 2 bk1 vl12);
    input bk1 i0,bk1 i1,bk1 i2,bk1 en,bk1 vl1;
    output bk1 d1 o0,bk1 d1 o1,bk1 d1 o2,b1 2 bk1 vl12;
endmodule
//the prefix affect this
module dy02(i0,i1,i2,bx2 d2 o0,d2 o1,bx2 d2 o2,en,vl12,vl23);
    input i0, i1, i2, en, v112;
    output bx2 d2 o0,d2 o1,bx2 d2 o2,v123;
endmodule
//the prefix affect this
module dy03 (bk1 i0,bk1 i1,bk1 i2,bk1 d2 o0,bk1 d2 o1,bk1 d2 o2,
bk1 en,bk1 vl23,bk1 vl3);
    input bk1 i0,bk1 i1,bk1 i2,bk1 en,bk1 vl23;
    output bk1 d2 o0,bk1 d2 o1,bk1 d2 o2,bk1 vl3;
endmodule
```

2/16/07 149

```
unit object name.set signal prefix (prefix string);
```


DESCRIPTION:

Sets the signals within the unit_object_name with the prefix specified by prefix_string. Because some signals may be bound to ports, the same prefix is applied to these ports.

EXAMPLE:

small description of the example.

FIGURE 1.49 An unit named block1 with 3 instances. Then set a prefix for a signal.



```
CSL CODE
   //AV
   csl unit block1, box, dy;
   scope block1 {
     csl_list in_signs(i0,i1,i2);
     csl_list out1_signs(d1_o0,d1_o1,d1_o2);
     csl list out2 signs(d2 o0,d2 o1,d2 o2);
     csl list out3 signs(d3 o0,d3 o1,d3 o2);
     csl_list out_signs(out1_signs,out2_signs,out3_signs);
     add port list(input,1,in signs);
     add port list(output,1,out signs);
     csl list valid (vl1, vl12, vl23, vl3);
     add signal list(valid);
   }
   box.add port list(input,1,block1.in signs);
   dy.add port list(input,1,block1.in signs);
   scope block1 {
     add instance(box,box1);
     add instance(box,box2);
  150
```

Confidential Copyright © 2006 Fastpath Logic, Inc. Copying in any form

151

```
add instance(box,box3);
    scope box1 {
      add port(input, v11);
      add port(output, v112);
       add port list(output,block1.out1 signs);
      add signal(en);
       add instance(dy,dy1);
       scope dy1 {
         add_port(input,en);
         add port(input, v11);
         add port(output, v112);
         add port list(output,block1.out1 signs);
       }
    }
    scope box2 {
      add port(input, v12);
      add port(output, v123);
      add_port_list(output,block1.out2_signs);
      add signal(en);
      add instance(dy, dy2);
      scope dy2 {
         add port(input,en);
         add port(input, v112);
         add port(output, v123);
         add port list(output,block1.out2 signs);
       }
    }
    scope box3 {
      add_port(input, v123);
      add port(output, v13);
      add port list(output,block1.out3 signs);
      add signal(en);
      add_instance(dy,dy3);
      scope dy3 {
         add port(input,en);
         add_port(input, v123);
         add port(output, v13);
         add_port_list(output,block1.out3_signs);
       }
    }
2/16/07
```

Confidential Copyright © 2006 Fastpath Logic, Inc. Copying in any form

```
}
   block1.box1.set unit prefix(bx1);
   /* all the instances, signals, ports and interface are
      now prefixed with the bk1 prefix only in verilog code
      en -> bk1 en, dy -> bk1 dy, vl1 -> bk1 vl1, i0 -> bk1 i0,
      i1 -> bk1 i1, i2 -> bk1 i2, d1 o0 -> bk1 d1 o0, d1 o1 -> bk1 d1 o1,
      d1 o2 -> bk1 d1 o2, box1 -> bk1 box1 */
     block1.box2.set unit prefix(block1.box1.get unit prefix(),IFC ONLY);
   /* we have only in verilog: box2 -> bk1 box2, vl12 -> bk1 vl12,
      v123 -> bk1 v123
      i0 -> bk1 i0, i1 -> bk1 i1, i2 -> bk1 i2, d1 o0 -> bk1 d1 o0,
      d1 o1 -> bk1 d1 o1, d1 o2 -> bk1 d1 o2 */
   block1.box3.set unit prefix(block1.box1.get unit prefix(),LOCAL ONLY);
   // en -> bk1 en, dy3 -> bk1 dy3
     box1.vl12.set signal prefix(b1 2);
   // from now the name for this signal and the will be b1 2 bk1 vl12
     box2.d2 o0.set signal prefix(bx2);
   // the signal and the port will be: bx2_bk1_d2_o0
   box2.d2 o2.set signal prefix(block1.box1.vl12.get signal prefix());
   // bx2 bk1 d2 o2
     box3.vl23.set signal prefix local(box2 3);
   // only the signal will have the new name: box2 3 bk1 vl23
   block1.box3.i0.set signal prefix local(bx3);
   block1.box3.i2.set signal prefix local(block1.box3.i0.get signal prefi
   x local());
   /* the name for ports, signals and interface from the unit is unchanged
   in csl
   if the auto route is not set the connection must to be declared */
   scope block1 {
      box1.dy1.connect(.i0(i0),.i1(i1),.i2(i2),.,i3(i3),.,vl1(vl1),
   .vl12(vl12),.d1_o0(d1_o0),.d1_o1(d1_o1),.d1_o2(d1_o2),.en(box1.en));
      box2.dy2.connect(.i0(i0),.i1(i1),.i2(i2),.,i3(i3),.,vl12(vl12),
   .vl23(vl23),.d2 o0(d2 o0),.d2 o1(d2 o1),.d2 o2(d2 o2),.en(box2.en));
      box3.dy3.connect(.i0(i0),.i1(i1),.i2(i2),.,i3(i3),.,v123(v123),
   .vl3(vl3),.d3 o0(d3 o0),.d3 o1(d3 o1),.d3 o2(d3 o2),.en(box1.en));
   }
VERILOG CODE
   //AV
   module block1(i0,i1,i2,d1_o0,d1_o1,d1_o2,d2_o0,d2_o1,d2_o2,
   d3_o0,d3_o1,d3_o2);
  152
                                                                  2/16/07
```

Confidential Copyright © 2006 Fastpath Logic, Inc. Copying in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

153

```
input i0,i1,i2;
    output d1 o0,d1 o1,d1 o2,d2 o0,d2 o1,d2 o2,d3 o0,d3 o1,d3 o2;
    wire [2:0] in signs;
    wire [2:0] out1 signs, out2 signs, out3 signs;
    wire [8:0] out signs;
    assign in signs = \{i0, i1, i2\};
    assign out1 signs = {d1 o0,d1 o1,d1 o2};
    assign out2 signs = {d2 o0,d2 o1,d2 o2};
    assign out3 signs = {d3 o0,d3 o1,d3 o2};
    assign out signs = {out1 signs,out2 signs,out3 signs};
    wire v11, v112, v123, v13;
    box01 box1(i0,i1,i2,d1 o0,d1 o1,d1 o2,vl1,vl12);
    box02 box2(i0,i1,i2,d2 o0,d2 o1,d2 o2,v112,v123);
    box03 box3(i0,i1,i2,d3 o0,d3 o1,d3 o2,vl23,vl3);
endmodule
//change the name of the interfaces signals and instances
module box01(bk1 i0,bk1 i1,bk1 i2,bk1 d1_o0,bk1_d1_o1,bk1_d1_o2,
bk1 vl1,b1 2 bk1 vl12);
    input bk1 i0,bk1 i1,bk1 i2,bk1 vl1;
    output bk1 d1 o0,bk1 d1 o1,bk1 d1 o2,b1 2 bk1 vl12;
    wire bk1 en;
    dy01 bk1 dy01(bk1 i0,bk1 i1,bk1 i2,bk1 d1 o0,bk1 d1 o1,bk1 d1 o2,
bk1 en,bk1 vl1,b1 2 bk1 vl12);
endmodule
//change only the name of the interfaces
module
box02(bk1 i0,bk1 i1,bk1 i2,bx2 bk1 d2 o0,bk1 d2 o1,bx2 bk1 d2 o2,
bk1 vl12,bk1 vl23);
    input bk1 i0,bk1 i1,bk1 i2,bk1 vl12;
    output bx2 bk1 d2 o0,bk1 d2 o1,bx2 bk1 d2 o2,bk1 vl23;
    wire en;
    wire i0, i1, i2, d2_o0, d2_o1, d2_o2, v112, v123;
    assign i0 = bk1 i0;
    assign i1 = bk1 i1;
    assign i2 = bk1 i2;
    assign bx2 d2 o0 = bx2 bk1 d2 o0;
    assign d2 o1 = bk1 d2 o1;
    assign bx2 d2 o2 = bx2 bk1 d2 o2;
    assign vl12 = bk1 vl12;
    assign vl23 = bk1 vl23;
```

2/16/07

Confidential Copyright © 2006 Eastbath Logic Inc. Copying in any form

```
dy02 dy2(i0,i1,i2,bx2 d2 o0,d2 o1,bx2 d2 o2,en,vl12,vl23);
endmodule
//change only the name of the signals and instances
module box03(i0,i1,i2,d2 o0,d2 o1,d2 o2,v123,v13);
    input i0, i1, i2, v123;
    output d2 o0, d2 o1, d2 o2, v13;
    wire bk1 en,box2 3 bk1 vl23,bk1 vl3;
    wire bx3 bk1 i0,bk1 i1,bx3 bk1 i2,bk1 d2 o0,bk1 d2 o1,bk1 d2 o2;
    assign bx3 bk1 i0 = i0;
    assign bk1 i1 = i1;
    assign bx3 bk1 i2 = i2;
    assign bk1 d2 o0 = d2 o0;
    assign bk1 d2 o1 = d2 o1;
    assign bk1 d2 o2 = d2 o2;
    assign box2 3 bk1 vl23 = vl23;
    assign bk1 vl3 = vl3;
    dy03 bk1_dy3(bk1_i0,bk1_i1,bk1_i2,bk1_d2_o0,bk1_d2_o1,bk1_d2_o2,
bk1 en,bk1 vl23,bk1 vl3);
endmodule
//the prefix affect this
module dy01(bk1_i0,bk1_i1,bk1_i2,bk1_d1_o0,bk1_d1_o1,bk1_d1_o2,
bk1 en,bk1 vl1,b1 2 bk1 vl12);
    input bk1 i0,bk1 i1,bk1 i2,bk1 en,bk1 vl1;
    output bk1 d1 o0,bk1 d1 o1,bk1 d1 o2,b1 2 bk1 vl12;
endmodule
//the prefix affect this
module dy02(i0,i1,i2,bx2 d2 o0,d2 o1,bx2 d2 o2,en,vl12,vl23);
    input i0, i1, i2, en, v112;
    output bx2_d2_o0,d2_o1,bx2_d2_o2,v123;
endmodule
//the prefix affect this
module dy03 (bk1 i0,bk1 i1,bk1 i2,bk1 d2 o0,bk1 d2 o1,bk1 d2 o2,
bk1 en,bk1 vl23,bk1 vl3);
    input bk1 i0,bk1 i1,bk1 i2,bk1 en,bk1 vl23;
    output bk1 d2 o0,bk1 d2 o1,bk1 d2 o2,bk1 vl3;
endmodule
```


```
string unit_object_name.get_signal_prefix();
DESCRIPTION:
```

Returns the signal prefix and the port prefix previously set by the set signal prefix() command.

EXAMPLE:

small description of the example.

FIGURE 1.50 An unit named block1 with 3 instances.



```
CSL CODE
   //AV
   csl unit block1, box, dy;
   scope block1 {
     csl list in signs(i0, i1, i2);
     csl list out1 signs(d1 o0,d1 o1,d1 o2);
     csl_list out2_signs(d2_o0,d2_o1,d2_o2);
     csl_list out3_signs(d3_o0,d3_o1,d3_o2);
     csl list out signs (out1 signs, out2 signs, out3 signs);
     add_port_list(input,1,in_signs);
     add port list(output,1,out signs);
     csl list valid (vl1, vl12, vl23, vl3);
     add signal list(valid);
   }
   box.add port list(input,1,block1.in signs);
   dy.add port list(input,1,block1.in signs);
   scope block1 {
     add instance(box,box1);
     add instance(box,box2);
```

2/16/07

```
add instance(box,box3);
scope box1 {
  add port(input, v11);
  add port (output, v112);
  add port list(output,block1.out1 signs);
  add signal(en);
  add instance(dy, dy1);
  scope dy1 {
    add port(input,en);
    add port(input, v11);
    add port(output, v112);
    add port list(output,block1.out1 signs);
  }
}
scope box2 {
  add port(input, v12);
  add_port(output, v123);
  add_port_list(output,block1.out2_signs);
  add signal (en);
  add instance(dy, dy2);
  scope dy2 {
    add port(input,en);
    add port(input, v112);
    add port(output, v123);
    add port list(output,block1.out2 signs);
  }
}
scope box3 {
  add_port(input, v123);
  add port(output, v13);
  add port list(output,block1.out3 signs);
  add signal(en);
  add_instance(dy,dy3);
  scope dy3 {
    add port(input,en);
    add_port(input, v123);
    add port(output, v13);
    add port_list(output,block1.out3_signs);
  }
}
```

```
}
   block1.box1.set unit prefix(bx1);
   /* all the instances, signals, ports and interface are
      now prefixed with the bk1 prefix only in verilog code
      en -> bk1 en, dy -> bk1 dy, vl1 -> bk1 vl1, i0 -> bk1 i0,
      i1 -> bk1 i1, i2 -> bk1 i2, d1 o0 -> bk1 d1 o0, d1 o1 -> bk1 d1 o1,
      d1 o2 -> bk1 d1 o2, box1 -> bk1 box1 */
     block1.box2.set unit prefix(block1.box1.get unit prefix(),IFC ONLY);
   /* we have only in verilog: box2 -> bk1 box2, vl12 -> bk1 vl12,
      v123 -> bk1 v123
      i0 -> bk1 i0, i1 -> bk1 i1, i2 -> bk1 i2, d1 o0 -> bk1 d1 o0,
      d1 o1 -> bk1 d1 o1, d1 o2 -> bk1 d1 o2 */
   block1.box3.set unit prefix(block1.box1.get unit prefix(),LOCAL ONLY);
   // en -> bk1 en, dy3 -> bk1 dy3
     box1.vl12.set signal prefix(b1 2);
   // from now the name for this signal and the will be b1 2 bk1 vl12
     box2.d2 o0.set signal prefix(bx2);
   // the signal and the port will be: bx2 bk1 d2 o0
   box2.d2 o2.set signal prefix(block1.box1.vl12.get signal prefix());
   // bx2 bk1 d2 o2
    box3.vl23.set signal prefix local(box2 3);
   // only the signal will have the new name: box2 3 bk1 vl23
   block1.box3.i0.set signal prefix local(bx3);
   block1.box3.i2.set signal prefix local(block1.box3.i0.get signal prefi
   x local());
   /* the name for ports, signals and interface from the unit is unchanged
   in csl
   if the auto route is not set the connection must to be declared */
   scope block1 {
      box1.dy1.connect(.i0(i0),.i1(i1),.i2(i2),.,i3(i3),.,v11(v11),
   .vl12(vl12),.d1_o0(d1_o0),.d1_o1(d1_o1),.d1_o2(d1_o2),.en(box1.en));
      box2.dy2.connect(.i0(i0),.i1(i1),.i2(i2),.,i3(i3),.,vl12(vl12),
   .vl23(vl23),.d2 o0(d2 o0),.d2 o1(d2 o1),.d2 o2(d2 o2),.en(box2.en));
      box3.dy3.connect(.i0(i0),.i1(i1),.i2(i2),.,i3(i3),.,v123(v123),
   .vl3(vl3),.d3 o0(d3 o0),.d3 o1(d3 o1),.d3 o2(d3 o2),.en(box1.en));
   }
VERILOG CODE
   //AV
   module block1(i0, i1, i2, d1_o0, d1_o1, d1_o2, d2_o0, d2_o1, d2_o2,
   d3_o0,d3_o1,d3_o2);
2/16/07
                                                                       157
```

```
input i0,i1,i2;
    output d1 o0,d1 o1,d1 o2,d2 o0,d2 o1,d2 o2,d3 o0,d3 o1,d3 o2;
    wire [2:0] in signs;
    wire [2:0] out1 signs, out2 signs, out3 signs;
    wire [8:0] out signs;
    assign in signs = \{i0, i1, i2\};
    assign out1 signs = {d1 o0,d1 o1,d1 o2};
    assign out2 signs = {d2 o0,d2 o1,d2 o2};
    assign out3 signs = {d3 o0,d3 o1,d3 o2};
    assign out signs = {out1 signs,out2 signs,out3 signs};
    wire vl1, vl12, vl23, vl3;
    box01 box1(i0,i1,i2,d1 o0,d1 o1,d1 o2,v11,v112);
    box02 box2(i0,i1,i2,d2 o0,d2 o1,d2 o2,vl12,vl23);
    box03 box3(i0,i1,i2,d3 o0,d3 o1,d3 o2,v123,v13);
endmodule
//change the name of the interfaces signals and instances
module box01(bk1_i0,bk1_i1,bk1_i2,bk1_d1_o0,bk1_d1_o1,bk1_d1_o2,
bk1 vl1,b1 2 bk1 vl12);
    input bk1 i0,bk1 i1,bk1 i2,bk1 vl1;
    output bk1 d1 o0,bk1 d1 o1,bk1 d1 o2,b1 2 bk1 vl12;
    wire bk1 en;
    dy01 bk1 dy01(bk1 i0,bk1 i1,bk1 i2,bk1 d1 o0,bk1 d1 o1,bk1 d1 o2,
bk1 en,bk1 vl1,b1 2 bk1 vl12);
endmodule
//change only the name of the interfaces
module
box02(bk1 i0,bk1 i1,bk1 i2,bx2 bk1 d2 o0,bk1 d2 o1,bx2 bk1 d2 o2,
bk1 vl12,bk1 vl23);
    input bk1 i0,bk1 i1,bk1 i2,bk1 vl12;
    output bx2 bk1 d2 o0,bk1 d2 o1,bx2 bk1 d2 o2,bk1 vl23;
    wire en;
    wire i0, i1, i2, d2_o0, d2_o1, d2_o2, v112, v123;
    assign i0 = bk1 i0;
    assign i1 = bk1 i1;
    assign i2 = bk1 i2;
    assign bx2 d2 o0 = bx2 bk1 d2 o0;
    assign d2 o1 = bk1 d2 o1;
    assign bx2 d2 o2 = bx2 bk1 d2 o2;
    assign vl12 = bk1 vl12;
    assign vl23 = bk1_vl23;
```

```
dy02 dy2(i0,i1,i2,bx2 d2 o0,d2 o1,bx2 d2 o2,en,vl12,vl23);
   endmodule
   //change only the name of the signals and instances
   module box03(i0,i1,i2,d2 o0,d2 o1,d2 o2,v123,v13);
       input i0, i1, i2, v123;
       output d2 o0, d2 o1, d2 o2, v13;
       wire bk1 en,box2 3 bk1 vl23,bk1 vl3;
       wire bx3 bk1 i0,bk1 i1,bx3 bk1 i2,bk1 d2 o0,bk1 d2 o1,bk1 d2 o2;
       assign bx3 bk1 i0 = i0;
       assign bk1 i1 = i1;
       assign bx3 bk1 i2 = i2;
       assign bk1 d2 o0 = d2 o0;
       assign bk1 d2 o1 = d2 o1;
       assign bk1 d2 o2 = d2 o2;
       assign box2 3 bk1 vl23 = vl23;
       assign bk1 vl3 = vl3;
       dy03 bk1_dy3(bk1_i0,bk1_i1,bk1_i2,bk1_d2_o0,bk1_d2_o1,bk1_d2_o2,
   bk1 en,bk1 vl23,bk1 vl3);
   endmodule
   //the prefix affect this
   module dy01(bk1_i0,bk1_i1,bk1_i2,bk1_d1_o0,bk1_d1_o1,bk1_d1_o2,
   bk1 en,bk1 vl1,b1 2 bk1 vl12);
       input bk1 i0,bk1 i1,bk1 i2,bk1 en,bk1 vl1;
       output bk1 d1 o0,bk1 d1 o1,bk1 d1 o2,b1 2 bk1 vl12;
   endmodule
   //the prefix affect this
   module dy02(i0,i1,i2,bx2 d2 o0,d2 o1,bx2 d2 o2,en,vl12,vl23);
       input i0, i1, i2, en, vl12;
       output bx2_d2_o0,d2_o1,bx2_d2_o2,v123;
   endmodule
   //the prefix affect this
   module dy03(bk1 i0,bk1 i1,bk1 i2,bk1 d2 o0,bk1 d2 o1,bk1 d2 o2,
   bk1 en,bk1 vl23,bk1 vl3);
       input bk1 i0,bk1 i1,bk1 i2,bk1 en,bk1 vl23;
       output bk1 d2 o0,bk1 d2 o1,bk1 d2 o2,bk1 vl3;
   endmodule
CSL CODE
   csl_unit unit1, unit2;
   unit1.add signal list(reg, 16, csl list(sig1, sig2, sig3));
2/16/07
                                                                        159
```

Confidential Copyright © 2006 Fastpath Logic, Inc. Copying in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

```
unit2.add_signal_list(wire, 32, csl_list(sig4, sig5, sig6));
unit1.set_signal_prefix(super_);
//sig1, sig2, sig3 are now super_sig1, super_sig2, super_sig3
unit2.set_signal_prefix(unit1.get_signal_prefix());
//sig4, sig5, sig6 are now super_sig4, super_sig5, super_sig6

VERILOG CODE
//no code exists. maybe the same as the one at set_unit_prefix()
```

161

```
unit object name.set signal prefix local(prefix string);
```


DESCRIPTION:

All the local signals previously declared within the same specific unit are prefixed with the *prefix_string* passed as a command argument. The difference between set_signal_prefix() and set_signal_prefix_local is that that the first command prefixes both local signals and ports (ports are signals with direction: input, output or inout, therefore **not** local), and the second command only prefixes local signals.

EXAMPLE:

small description of the example.

FIGURE 1.51 An unit named *block1* with 3 instances. Then set a prefix for a signal.



```
CSL CODE
   //AV
   csl unit block1, box, dy;
   scope block1 {
     csl list in signs(i0, i1, i2);
     csl list out1 signs(d1 o0,d1 o1,d1 o2);
     csl list out2 signs(d2 o0,d2 o1,d2 o2);
     csl list out3 signs(d3 o0,d3 o1,d3 o2);
     csl_list out_signs(out1_signs,out2_signs,out3 signs);
     add port list(input,1,in signs);
     add port list(output,1,out signs);
     csl list valid (vl1, vl12, vl23, vl3);
     add signal list(valid);
   }
   box.add port list(input,1,block1.in signs);
   dy.add port list(input, 1, block1.in signs);
```

2/16/07

Confidential Copyright © 2006 Eastpath Logic Inc. Copying in any form

```
scope block1 {
  add instance(box,box1);
  add instance(box,box2);
  add instance(box,box3);
  scope box1 {
    add port(input, v11);
    add port(output, v112);
    add port list(output,block1.out1 signs);
    add signal (en);
    add instance(dy,dy1);
    scope dy1 {
      add port(input,en);
      add port(input, v11);
      add port(output, v112);
      add port list(output,block1.out1 signs);
    }
  }
  scope box2 {
    add port(input, v12);
    add port(output, v123);
    add_port_list(output,block1.out2_signs);
    add signal (en);
    add instance(dy, dy2);
    scope dy2 {
      add port(input,en);
      add port(input, v112);
      add port(output, v123);
      add port list(output,block1.out2 signs);
    }
  }
  scope box3 {
    add port(input, v123);
    add_port(output, v13);
    add port list(output,block1.out3 signs);
    add signal (en);
    add_instance(dy,dy3);
    scope dy3 {
      add port(input,en);
      add port(input, v123);
      add port(output, v13);
```

```
add port list(output,block1.out3 signs);
    }
  }
}
block1.box1.set unit prefix(bx1);
/* all the instances, signals, ports and interface are
   now prefixed with the bk1 prefix only in verilog code
   en -> bk1 en, dy -> bk1 dy, vl1 -> bk1 vl1, i0 -> bk1 i0,
   i1 -> bk1 i1, i2 -> bk1 i2, d1 o0 -> bk1 d1 o0, d1 o1 -> bk1 d1 o1,
   d1 o2 -> bk1 d1 o2, box1 -> bk1 box1 */
  block1.box2.set unit prefix(block1.box1.get_unit_prefix(),IFC_ONLY);
/* we have only in verilog: box2 -> bk1 box2, vl12 -> bk1 vl12,
   v123 -> bk1 v123
   i0 -> bk1 i0, i1 -> bk1 i1, i2 -> bk1 i2, d1 o0 -> bk1 d1 o0,
   d1 o1 -> bk1 d1 o1, d1 o2 -> bk1 d1 o2 */
block1.box3.set_unit_prefix(block1.box1.get_unit_prefix(),LOCAL_ONLY);
// en -> bk1 en, dy3 -> bk1 dy3
  box1.vl12.set signal prefix(b1 2);
// from now the name for this signal and the will be b1 2 bk1 vl12
 box2.d2 o0.set signal prefix(bx2);
// the signal and the port will be: bx2 bk1 d2 o0
box2.d2 o2.set signal prefix(block1.box1.vl12.get signal prefix());
// bx2 bk1 d2 o2
 box3.vl23.set signal prefix local(box2 3);
// only the signal will have the new name: box2 3 bk1 vl23
block1.box3.i0.set signal prefix local(bx3);
block1.box3.i2.set_signal_prefix_local(block1.box3.i0.get_signal_prefi
x local());
/* the name for ports, signals and interface from the unit is unchanged
if the auto route is not set the connection must to be declared */
scope block1 {
   box1.dy1.connect(.i0(i0),.i1(i1),.i2(i2),.,i3(i3),.,vl1(vl1),
.vl12(vl12),.dl o0(dl o0),.dl o1(dl o1),.dl o2(dl o2),.en(box1.en));
   box2.dy2.connect(.i0(i0),.i1(i1),.i2(i2),.,i3(i3),.,vl12(vl12),
.vl23(vl23),.d2 o0(d2 o0),.d2 o1(d2 o1),.d2 o2(d2 o2),.en(box2.en));
   box3.dy3.connect(.i0(i0),.i1(i1),.i2(i2),.,i3(i3),.,v123(v123),
.vl3(vl3),.d3 o0(d3 o0),.d3 o1(d3 o1),.d3 o2(d3 o2),.en(box1.en));
}
```

2/16/07

```
VERILOG CODE
   //AV
   module block1(i0,i1,i2,d1 o0,d1 o1,d1 o2,d2 o0,d2 o1,d2 o2,
   d3_o0,d3_o1,d3_o2);
       input i0, i1, i2;
       output d1 o0,d1 o1,d1 o2,d2 o0,d2 o1,d2 o2,d3 o0,d3 o1,d3 o2;
       wire [2:0] in signs;
       wire [2:0] out1 signs, out2 signs, out3 signs;
       wire [8:0] out signs;
       assign in signs = \{i0, i1, i2\};
       assign out1 signs = {d1 o0,d1 o1,d1 o2};
       assign out2 signs = {d2 o0,d2 o1,d2 o2};
       assign out3 signs = {d3 o0,d3 o1,d3 o2};
       assign out signs = {out1 signs,out2 signs,out3 signs};
       wire vl1, vl12, vl23, vl3;
       box01 box1(i0,i1,i2,d1 o0,d1 o1,d1 o2,vl1,vl12);
       box02 box2(i0,i1,i2,d2 o0,d2 o1,d2 o2,v112,v123);
       box03 box3(i0,i1,i2,d3 o0,d3 o1,d3 o2,vl23,vl3);
   endmodule
   //change the name of the interfaces signals and instances
   module box01(bk1 i0,bk1 i1,bk1 i2,bk1 d1 o0,bk1 d1 o1,bk1 d1 o2,
   bk1 vl1,b1 2 bk1 vl12);
       input bk1 i0,bk1 i1,bk1 i2,bk1 vl1;
       output bk1 d1 o0,bk1 d1 o1,bk1 d1 o2,b1 2 bk1 vl12;
       wire bk1 en;
       dy01 bk1 dy01(bk1 i0,bk1 i1,bk1 i2,bk1 d1 o0,bk1 d1 o1,bk1 d1 o2,
   bk1 en,bk1 vl1,b1 2 bk1 vl12);
   endmodule
   //change only the name of the interfaces
   module
   box02(bk1 i0,bk1 i1,bk1 i2,bx2 bk1 d2 o0,bk1 d2 o1,bx2 bk1 d2 o2,
   bk1 vl12,bk1 vl23);
       input bk1 i0,bk1 i1,bk1_i2,bk1_vl12;
       output bx2 bk1 d2 o0,bk1 d2 o1,bx2 bk1 d2 o2,bk1 vl23;
       wire i0, i1, i2, d2 o0, d2 o1, d2 o2, v112, v123;
       assign i0 = bk1 i0;
       assign i1 = bk1 i1;
       assign i2 = bk1 i2;
       assign bx2 d2_o0 = bx2_bk1_d2_o0;
```

Confidential Copyright © 2006 Fastpath Logic, Inc. Copyring in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

```
assign d2 o1 = bk1 d2 o1;
    assign bx2 d2 o2 = bx2 bk1 d2 o2;
    assign vl12 = bk1 vl12;
    assign vl23 = bk1 vl23;
    dy02 dy2(i0,i1,i2,bx2_d2_o0,d2_o1,bx2_d2_o2,en,v112,v123);
endmodule
//change only the name of the signals and instances
module box03(i0,i1,i2,d2 o0,d2 o1,d2 o2,v123,v13);
    input i0, i1, i2, v123;
    output d2 o0, d2 o1, d2 o2, v13;
    wire bk1 en,box2 3 bk1 vl23,bk1 vl3;
    wire bx3 bk1 i0,bk1_i1,bx3_bk1_i2,bk1_d2_o0,bk1_d2_o1,bk1_d2_o2;
    assign bx3 bk1 i0 = i0;
    assign bk1 i1 = i1;
    assign bx3 bk1 i2 = i2;
    assign bk1 d2 o0 = d2 o0;
    assign bk1 d2 o1 = d2 o1;
    assign bk1 d2 o2 = d2 o2;
    assign box2 3 bk1 vl23 = vl23;
    assign bk1 vl3 = vl3;
    dy03 bk1 dy3(bk1_i0,bk1_i1,bk1_i2,bk1_d2_o0,bk1_d2_o1,bk1_d2_o2,
bk1 en,bk1 vl23,bk1 vl3);
endmodule
//the prefix affect this
module dy01(bk1 i0,bk1 i1,bk1 i2,bk1 d1 o0,bk1 d1 o1,bk1 d1 o2,
bk1 en,bk1 vl1,b1 2 bk1 vl12);
    input bk1 i0,bk1 i1,bk1 i2,bk1 en,bk1 vl1;
    output bk1 d1 o0,bk1 d1 o1,bk1 d1 o2,b1 2 bk1 vl12;
endmodule
//the prefix affect this
module dy02(i0,i1,i2,bx2 d2 o0,d2 o1,bx2 d2 o2,en,v112,v123);
    input i0, i1, i2, en, v112;
    output bx2_d2_o0,d2_o1,bx2_d2_o2,v123;
endmodule
//the prefix affect this
module dy03(bk1_i0,bk1_i1,bk1_i2,bk1_d2_o0,bk1_d2_o1,bk1_d2_o2,
bk1 en,bk1 vl23,bk1 vl3);
    input bk1 i0,bk1 i1,bk1 i2,bk1 en,bk1 vl23;
    output bk1 d2 o0,bk1 d2 o1,bk1 d2 o2,bk1 vl3;
endmodule
```

2/16/07 165

Confidential Copyright © 2006 Fastpath Logic, Inc. Copying in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

```
CSL CODE
    csl_unit newUnit;
    newUnit.add_signal_list(wire, 32, csl_list(sig1, sig2, sig3));
    newUnit.set_signal_prefix_local(new_unit);
    /*now sig1, sig2 and sig3 becaome new_unit_sig1, new_unit_sig2 and new_unit_sig3 */
VERILOG CODE
    //verilog code goes here
```

167


```
string unit_object_name.get_signal_prefix_local();
DESCRIPTION:
```

Returns the local signal prefixes that have been set by a previous set_signal_prefix_local() command. This command does not affect ports (ports are not local signals).

EXAMPLE:

small description of the example.

FIGURE 1.52 An unit named block1 with 3 instances.



```
CSL CODE
   //AV
   csl unit block1, box, dy;
   scope block1 {
     csl list in signs(i0, i1, i2);
     csl list out1_signs(d1_o0,d1_o1,d1_o2);
     csl list out2 signs(d2 o0,d2 o1,d2 o2);
     csl list out3 signs(d3 o0,d3 o1,d3 o2);
     csl_list out_signs(out1_signs,out2_signs,out3_signs);
     add port list(input,1,in signs);
     add port list(output,1,out signs);
     csl list valid (vl1, vl12, vl23, vl3);
     add signal list(valid);
   }
   box.add port list(input,1,block1.in signs);
   dy.add port list(input,1,block1.in signs);
   scope block1 {
     add instance(box,box1);
     add instance(box,box2);
```

2/16/07 Confidential Copyright © 2006 Fastpath Logic, Inc. Copying in any form

```
add instance(box,box3);
scope box1 {
  add port(input, v11);
  add port (output, v112);
  add port list(output,block1.out1 signs);
  add signal(en);
  add instance(dy, dy1);
  scope dy1 {
    add port(input,en);
    add port(input, v11);
    add port(output, v112);
    add port list(output,block1.out1 signs);
  }
}
scope box2 {
  add port(input, v12);
  add_port(output, v123);
  add_port_list(output,block1.out2_signs);
  add signal (en);
  add instance(dy, dy2);
  scope dy2 {
    add port(input,en);
    add port(input, v112);
    add port(output, v123);
    add port list(output,block1.out2 signs);
  }
}
scope box3 {
  add_port(input, v123);
  add port(output, v13);
  add port list(output,block1.out3 signs);
  add signal(en);
  add_instance(dy,dy3);
  scope dy3 {
    add port(input,en);
    add_port(input, v123);
    add port(output, v13);
    add port_list(output,block1.out3_signs);
  }
}
```

```
}
   block1.box1.set unit prefix(bx1);
   /* all the instances, signals, ports and interface are
      now prefixed with the bk1 prefix only in verilog code
      en -> bk1 en, dy -> bk1 dy, vl1 -> bk1 vl1, i0 -> bk1 i0,
      i1 -> bk1 i1, i2 -> bk1 i2, d1 o0 -> bk1 d1 o0, d1 o1 -> bk1 d1 o1,
      d1 o2 -> bk1 d1 o2, box1 -> bk1 box1 */
     block1.box2.set unit prefix(block1.box1.get unit prefix(),IFC ONLY);
   /* we have only in verilog: box2 -> bk1 box2, vl12 -> bk1 vl12,
      v123 -> bk1 v123
      i0 -> bk1 i0, i1 -> bk1 i1, i2 -> bk1 i2, d1 o0 -> bk1 d1 o0,
      d1 o1 -> bk1 d1 o1, d1 o2 -> bk1 d1 o2 */
   block1.box3.set unit prefix(block1.box1.get unit prefix(),LOCAL ONLY);
   // en -> bk1 en, dy3 -> bk1 dy3
     box1.vl12.set signal prefix(b1 2);
   // from now the name for this signal and the will be b1 2 bk1 vl12
     box2.d2 o0.set signal prefix(bx2);
   // the signal and the port will be: bx2 bk1 d2 o0
   box2.d2 o2.set signal prefix(block1.box1.vl12.get signal prefix());
   // bx2 bk1 d2 o2
     box3.vl23.set signal prefix local(box2 3);
   // only the signal will have the new name: box2 3 bk1 vl23
   block1.box3.i0.set signal prefix local(bx3);
   block1.box3.i2.set signal prefix local(block1.box3.i0.get signal prefi
   x local());
   /* the name for ports, signals and interface from the unit is unchanged
   in csl
   if the auto route is not set the connection must to be declared */
   scope block1 {
      box1.dy1.connect(.i0(i0),.i1(i1),.i2(i2),.,i3(i3),.,v11(v11),
   .vl12(vl12),.d1_o0(d1_o0),.d1_o1(d1_o1),.d1_o2(d1_o2),.en(box1.en));
      box2.dy2.connect(.i0(i0),.i1(i1),.i2(i2),.,i3(i3),.,vl12(vl12),
   .vl23(vl23),.d2 o0(d2 o0),.d2 o1(d2 o1),.d2 o2(d2 o2),.en(box2.en));
      box3.dy3.connect(.i0(i0),.i1(i1),.i2(i2),.,i3(i3),.,v123(v123),
   .vl3(vl3),.d3 o0(d3 o0),.d3 o1(d3 o1),.d3 o2(d3 o2),.en(box1.en));
   }
VERILOG CODE
   //AV
   module block1(i0, i1, i2, d1_o0, d1_o1, d1_o2, d2_o0, d2_o1, d2_o2,
   d3_o0,d3_o1,d3_o2);
2/16/07
                                                                       169
```

Confidential Copyright © 2006 Fastpath Logic, Inc. Copying in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

```
input i0,i1,i2;
    output d1 o0,d1 o1,d1 o2,d2 o0,d2 o1,d2 o2,d3 o0,d3 o1,d3 o2;
    wire [2:0] in signs;
    wire [2:0] out1 signs, out2 signs, out3 signs;
    wire [8:0] out signs;
    assign in signs = \{i0, i1, i2\};
    assign out1 signs = {d1 o0,d1 o1,d1 o2};
    assign out2 signs = {d2 o0,d2 o1,d2 o2};
    assign out3 signs = {d3 o0,d3 o1,d3 o2};
    assign out signs = {out1 signs,out2 signs,out3 signs};
    wire vl1, vl12, vl23, vl3;
    box01 box1(i0,i1,i2,d1 o0,d1 o1,d1 o2,v11,v112);
    box02 box2(i0,i1,i2,d2 o0,d2 o1,d2 o2,vl12,vl23);
    box03 box3(i0,i1,i2,d3 o0,d3 o1,d3 o2,v123,v13);
endmodule
//change the name of the interfaces signals and instances
module box01(bk1_i0,bk1_i1,bk1_i2,bk1_d1_o0,bk1_d1_o1,bk1_d1_o2,
bk1 vl1,b1 2 bk1 vl12);
    input bk1 i0,bk1 i1,bk1 i2,bk1 vl1;
    output bk1 d1 o0,bk1 d1 o1,bk1 d1 o2,b1 2 bk1 vl12;
    wire bk1 en;
    dy01 bk1 dy01(bk1 i0,bk1 i1,bk1 i2,bk1 d1 o0,bk1 d1 o1,bk1 d1 o2,
bk1 en,bk1 vl1,b1 2 bk1 vl12);
endmodule
//change only the name of the interfaces
module
box02(bk1 i0,bk1 i1,bk1 i2,bx2 bk1 d2 o0,bk1 d2 o1,bx2 bk1 d2 o2,
bk1 vl12,bk1 vl23);
    input bk1 i0,bk1 i1,bk1 i2,bk1 vl12;
    output bx2 bk1 d2 o0,bk1 d2 o1,bx2 bk1 d2 o2,bk1 vl23;
    wire en;
    wire i0, i1, i2, d2_o0, d2_o1, d2_o2, v112, v123;
    assign i0 = bk1 i0;
    assign i1 = bk1 i1;
    assign i2 = bk1 i2;
    assign bx2 d2 o0 = bx2 bk1 d2 o0;
    assign d2 o1 = bk1 d2 o1;
    assign bx2 d2 o2 = bx2 bk1 d2 o2;
    assign vl12 = bk1 vl12;
    assign vl23 = bk1_vl23;
```

Confidential Copyright © 2006 Fastpath Logic, Inc. Copying in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

```
dy02 dy2(i0,i1,i2,bx2 d2 o0,d2 o1,bx2 d2 o2,en,vl12,vl23);
   endmodule
   //change only the name of the signals and instances
   module box03(i0,i1,i2,d2 o0,d2 o1,d2 o2,v123,v13);
       input i0, i1, i2, v123;
       output d2 o0, d2 o1, d2 o2, v13;
       wire bk1 en,box2 3 bk1 vl23,bk1 vl3;
       wire bx3 bk1 i0,bk1 i1,bx3 bk1 i2,bk1 d2 o0,bk1 d2 o1,bk1 d2 o2;
       assign bx3 bk1 i0 = i0;
       assign bk1 i1 = i1;
       assign bx3 bk1 i2 = i2;
       assign bk1 d2 o0 = d2 o0;
       assign bk1 d2 o1 = d2 o1;
       assign bk1 d2 o2 = d2 o2;
       assign box2 3 bk1 vl23 = vl23;
       assign bk1 vl3 = vl3;
       dy03 bk1_dy3(bk1_i0,bk1_i1,bk1_i2,bk1_d2_o0,bk1_d2_o1,bk1_d2_o2,
   bk1 en,bk1 vl23,bk1 vl3);
   endmodule
   //the prefix affect this
   module dy01(bk1_i0,bk1_i1,bk1_i2,bk1_d1_o0,bk1_d1_o1,bk1_d1_o2,
   bk1 en,bk1 vl1,b1 2 bk1 vl12);
       input bk1 i0,bk1 i1,bk1 i2,bk1 en,bk1 vl1;
       output bk1 d1 o0,bk1 d1 o1,bk1 d1 o2,b1 2 bk1 vl12;
   endmodule
   //the prefix affect this
   module dy02(i0,i1,i2,bx2 d2 o0,d2 o1,bx2 d2 o2,en,vl12,vl23);
       input i0, i1, i2, en, v112;
       output bx2_d2_o0,d2_o1,bx2_d2_o2,v123;
   endmodule
   //the prefix affect this
   module dy03(bk1 i0,bk1 i1,bk1 i2,bk1 d2 o0,bk1 d2 o1,bk1 d2 o2,
   bk1 en,bk1 vl23,bk1 vl3);
       input bk1 i0,bk1 i1,bk1 i2,bk1 en,bk1 vl23;
       output bk1 d2 o0,bk1 d2 o1,bk1 d2 o2,bk1 vl3;
   endmodule
CSL CODE
   csl unit myUnit, yourUnit;
   csl signal list sl(siq1, siq2, siq3), sl1(siq4, siq5, siq6);
   myUnit.add signal list(wire, 32, s1);
```

2/16/07

171

```
myUnit.add_port(input, 16, myPort);
myUnit.set_signal_prefix_local(super_);
/* sig1, sig2 and sig3 are now super_sig1, super_sig2, super_sig3 but
myPort stays the same */
yourUnit.add_signal_list(wire, 32, sl1);
yourUnit.add_port(output, 16, yourPort);
yourUnit.set_signal_prefix(myUnit.get_signal_prefix_local());
/* sig4, sig5 and sig6 become super_sig4, super_sig5 and super_sig6 and
so does yourPort which becomes super_yourPort */
VERILOG CODE
//verilog code goes here
```

```
unit_object_name.input_verilog_type(verilog_type);
DESCRIPTION:
```

fix description

TABLE 1.5 Input and output types

output verilog type	description
v1995	Verilog IEEE Std 1364-1995
v2001	Verilog IEEE Std 1364-2001
v2005	Verilog IEEE Std 1364-2005
sysv	IEEE 1800 SystemVerilog


Where verilog_type is V1995, V2001, V2005, system_verilog. **output_verilog_type** will control the type of the generated verilog code . **input_verilog_type** specifies the verilog type which the design can recognize as input.(Add ex. which show the differences between the 3 verilog types!!!!!)

Note: need to be able to have module declaration inside unit scope in order to fully support standard specific syntaxes

EXAMPLE:

In the following unit hierarchy example, the user can set different input verilog code types.

FIGURE 1.53 Unit hierarchy



```
CSL CODE
   //AB
   csl_unit proc, cluster, chip;
   scope proc {
      add_port(input,8,addr);
      add_unit_parameter(PN,-1);
      add_unit_parameter(CLN,-1);
   }
   //set the input type for cluster unit as Verilog2001
   cluster.input_verilog_type(v2001);
```

2/16/07

```
scope cluster {
     //Verilog2001 code
     parameter CLN=-1;
     input wire [7:0] addr;
     proc #(.CLN(CLN),.PN(0)) proc0 (.addr(addr));
     proc #(.PN(1),.CLN(CLN)) proc1 (.addr(addr));
   }
   //set the output type for cluster unit as Verilog2001
   //this generates Verilog1995 compliant code
   cluster.output verilog type(v1995);
   //the input type for chip is set to Verilog1995
   chip.input verilog type(v1995);
   scope chip {
     //Verilog1995 code
     input [7:0] in addr;
     wire [7:0] in addr;
     cluster #(0) cluster0 (.addr(in addr));
     cluster #(1) cluster1 (.addr(in_addr));
   }
   //the output type for chip will be Verilog2001
   chip.output verilog type(v2001);
VERILOG CODE
   //AB
   //Verilog2001 output
   module chip(in addr);
     input wire [7:0] in addr;
     cluster #(.CLN(0)) cluster0 (.addr(in addr));
     cluster #(.CLN(1)) cluster1 (.addr(in addr));
   endmodule
   //Verilog1995 output
   module cluster (addr);
     parameter CLN=-1;
     input [7:0] addr;
     wire [7:0] addr;
     proc proc0 (.addr(addr));
     defparam proc0.CLN=CLN;
     defparam proc0.PN=0;
     proc proc1 (.addr(addr));
     defparam proc0.PN=1;
  174
```

Confidential Copyright © 2006 Fastpath Logic, Inc. Copying in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

Fastpath Logic Inc.

Chapter 1

```
defparam proc0.CLN=CLN;
endmodule

module proc(addr);
  parameter PN=-1, CLN=-1;
  input [7:0] addr;
endmodule
```

2/16/07 175

```
unit_object_name.output_verilog_type(verilog_type);
DESCRIPTION:
```

fix description

TABLE 1.6 Input and output types


output verilog type	description
v1995	Verilog IEEE Std 1364-1995
v2001	Verilog IEEE Std 1364-2001
v2005	Verilog IEEE Std 1364-2005
sysv	IEEE 1800 SystemVerilog

where verilog_type is V1995, V2001, V2005, system_verilog. **output_verilog_type** will control the type of the generated verilog code . **input_verilog_type** specifies the verilog type which the design can recognize as input.(Add ex. which show the differences between the 3 verilog types!!!!!)

EXAMPLE:

In the following unit hierarchy example the user can set different verilog output types.

FIGURE 1.54 Unit hierarchy



```
CSL CODE
    //AB
    csl_unit proc, cluster, chip;
    scope proc {
        add_port(input,8,addr);
        add_unit_parameter(PN,-1);
        add_unit_parameter(CLN,-1);
    }
    //set the input type for cluster unit as Verilog2001
    cluster.input_verilog_type(v2001);
    scope cluster {
```

```
//Verilog2001 code
     parameter CLN=-1;
     input wire [7:0] addr;
     proc #(.CLN(CLN),.PN(0)) proc0 (.addr(addr));
     proc #(.PN(1),.CLN(CLN)) proc1 (.addr(addr));
   }
   //set the output type for cluster unit as Verilog2001
   //this generates Verilog1995 compliant code
   cluster.output verilog type(v1995);
   //the input type for chip is set to Verilog1995
   chip.input verilog type(v1995);
   scope chip {
     //Verilog1995 code
     input [7:0] in addr;
     wire [7:0] in addr;
     cluster #(0) cluster0 (.addr(in addr));
     cluster #(1) cluster1 (.addr(in addr));
   }
   //the output type for chip will be Verilog2001
   chip.output verilog type(v2001);
VERILOG CODE
   //AB
   //Verilog2001 output
   module chip(in addr);
     input wire [7:0] in addr;
     cluster #(.CLN(0)) cluster0 (.addr(in_addr));
     cluster #(.CLN(1)) cluster1 (.addr(in addr));
   endmodule
   //Verilog1995 output
   module cluster(addr);
     parameter CLN=-1;
     input [7:0] addr;
     wire [7:0] addr;
     proc proc0 (.addr(addr));
     defparam proc0.CLN=CLN;
     defparam proc0.PN=0;
     proc proc1 (.addr(addr));
     defparam proc0.PN=1;
     defparam proc0.CLN=CLN;
```

2/16/07

Fastpath Logic Inc.

endmodule

```
module proc(addr);
  parameter PN=-1, CLN=-1;
  input [7:0] addr;
endmodule
```

unit_object_name.set_instance_alteration_bit(status);

DESCRIPTION:


!!add enum table

Set the instance alteration bit to asserted (on) or disserted (off) with the *status* enum parameter. When instance alteration is allowed (on) other objects can be added to instances. Note that this triggers a hierarchical modification down to the unit prototype the instance was derived from. When instance alteration is disallowed (off) instances cannot be modified, except by parameter override methods. Default setting for unit alteration is off (off).

EXAMPLE:

In this example the copy constructor is used to create new signal groups from other signal groups and then to operate changes on these new groups.

FIGURE 1.55 Intersected signal groups



CSL CODE

```
update example to reflect the remove of csl_design
//AB
csl_design top_design;
//setting the instance alteration bit
top_design.set_instance_alteration_bit(on);
csl_unit tx0,tx1,tx2,tx3,tx4,tx5,tx6,tx7,rcv0,rcv1,rcv2,rcv3,receiver;
csl_signal s0,s1,s2,s3,s4,s5,s6,s7;
tx0.add_port(output,s0);//waiting for regex here
tx1.add_port(output,s1);
tx2.add_port(output,s2);
tx3.add_port(output,s3);
tx4.add_port(output,s4);
```

2/16/07 179

2/16/07

```
tx5.add port(output,s5);
   tx6.add port(output,s6);
   tx7.add port(output,s7);
   csl signal group sqn00(s0,s1,s2,s3);
   csl signal group sgn10(s4,s5,s6,s7);
   scope receiver {
     csl signal group sqn00(top design.sqn00);
     csl signal group sqn10(top design.sqn10);
     csl signal group sgn01(top design.sgn00);
     csl signal group sqn11(top design.sqn10);
     sgn11.add signal list(csl list(s2,s3));
     sgn01.add signal list(csl list(s4,s5));
     sgn11.remove signal list(csl list(s4,s5));
     sgn01.remove signal list(csl list(s2,s3));
     add port list(input,sgn00);
     add port list(input,sgn10);
     add instance(rcv0,rcv00);
     add instance(rcv1,rcv10);
     add instance(rcv2,rcv20);
     add instance(rcv3,rcv30);
   /*the connect method will automatically create ports and
   prefix them so that no name clashes would occur */
     sqn00.connect(top.design.sqn00);
     sgn10.connect(top.design.sgn10);
   /*no need to connect sgn00 with sgn01 and sgn10 with sgn11
   because these groups share the same scope and only specify
   different signal organization */
     rcv00.add port list(input, sgn00);
   /*this alters the instance and the original unit, and is
   allowed because the instance alteration bit is set */
     rcv01.add port list(input, sqn10);
     rcv20.add port list(input, sqn01);
     rcv30.add port list(input, sqn11);
   //leave autorouter do the connections
VERILOG CODE
   //AB
   `define WIDTH S0 1
   `define WIDTH S1 1
   `define WIDTH S2 1
  180
```

Confidential Copyright © 2006 Fastpath Logic, Inc. Copyring in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

```
`define WIDTH S3 1
`define WIDTH S4 1
`define WIDTH S5 1
`define WIDTH S6 1
`define WIDTH S7 1
module top design();
 wire [`WIDTH_S0-1:0] s0;
 wire [`WIDTH_S1-1:0] s1;
  wire [`WIDTH S2-1:0] s2;
  wire [`WIDTH S3-1:0] s3;
  wire [`WIDTH S4-1:0] s4;
  wire [`WIDTH S5-1:0] s5;
 wire [`WIDTH S6-1:0] s6;
  wire [`WIDTH S7-1:0] s7;
 wire [(`WIDTH S0+`WIDTH S1+`WIDTH S2+`WIDTH S3)-1:0] sgn00;
  wire [(`WIDTH_S4+`WIDTH_S5+`WIDTH_S6+`WIDTH_S7)-1:0] sgn10;
  assign sqn00 = \{s0, s1, s2, s3\};
  assign sgn10 = {s4, s5, s6, s7};
  tx0 tx00(.s0(s0));
  tx1 tx10(.s1(s1));
  tx2 tx20(.s2(s2));
  tx3 tx30(.s3(s3));
  tx4 tx40(.s4(s4));
  tx5 tx50(.s5(s5));
  tx6 tx60(.s6(s6));
  tx7 tx70(.s7(s7));
  receiver receiver0(.sgn00(sgn00),.sgn10(sgn10));
endmodule
module receiver(sgn00, sgn10);
  input [(`WIDTH S0+`WIDTH S1+`WIDTH S2+`WIDTH S3)-1:0] sqn00;
  input [(`WIDTH_S4+`WIDTH_S5+`WIDTH_S6+`WIDTH_S7)-1:0] sgn10;
  wire [`WIDTH S0-1:0] s0;
 wire [`WIDTH S1-1:0] s1;
  wire [`WIDTH S2-1:0] s2;
  wire [`WIDTH S3-1:0] s3;
```

```
wire [`WIDTH S4-1:0] s4;
  wire [`WIDTH S5-1:0] s5;
  wire [`WIDTH S6-1:0] s6;
  wire [`WIDTH S7-1:0] s7;
  wire [(`WIDTH S0+`WIDTH S1+`WIDTH S4+`WIDTH S5)-1:0] sqn01;
  wire [(`WIDTH S2+`WIDTH S3+`WIDTH S6+`WIDTH S7)-1:0] sqn11;
  assign \{s0, s1, s2, s3\} = sgn00;
  assign \{s4, s5, s6, s7\} = sgn10;
  assign sqn01 = {s0, s1, s4, s5};
  assign sgn11 = {s2, s3, s6, s7};
  rcv0 rcv00(.sgn00(sgn00));
  rcv1 rcv10(.sgn10(sgn10));
  rcv2 rcv20(.sgn01(sgn01));
  rcv3 rcv30(.sgn11(sgn11));
endmodule
module rcv0(sgn00);
  input [(`WIDTH_S0+`WIDTH_S1+`WIDTH_S2+`WIDTH_S3)-1:0] sgn00;
endmodule
module rcv1(sgn10);
  input [(`WIDTH S4+`WIDTH S5+`WIDTH S6+`WIDTH S7)-1:0] sgn10;
endmodule
module rcv2(sgn01);
  input [(`WIDTH_S0+`WIDTH_S1+`WIDTH_S4+`WIDTH_S5)-1:0] sgn01;
endmodule
module rcv3(sgn11);
  input [(`WIDTH_S2+`WIDTH_S3+`WIDTH_S6+`WIDTH_S7)-1:0] sgn11;
endmodule
module tx0(s0);
  output [`WIDTH S0-1:0] s0;
endmodule
module tx1(s1);
```

2/16/07

Confidential Copyright © 2006 Fastpath Logic, Inc. Copying in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

```
output [`WIDTH_S1-1:0] s1;
endmodule
module tx2(s2);
  output [`WIDTH S2-1:0] s2;
endmodule
module tx3(s3);
  output [`WIDTH_S3-1:0] s3;
endmodule
module tx4(s4);
  output [`WIDTH S4-1:0] s4;
endmodule
module tx5(s5);
  output [`WIDTH_S5-1:0] s5;
endmodule
module tx6(s6);
  output [`WIDTH_S6-1:0] s6;
endmodule
module tx7(s7);
  output [`WIDTH S7-1:0] s7;
endmodule
```

connection object name0.connect(connection object name1);

DESCRIPTION:

All elements in the table below are objects (except elements that start with "list of").

The signal connection is used to create connections between signals. The signals can be ports or local signals. Connections to ports create the formal to actual mapping between the the port name and signal in the upper level unit. Note that actual names are really expressions. The types of expressions supported for the actual expressions are as follows:

- signal
- signal with bit range
- expression (boolean operation on signals)
- concatentation
- signal name change
- constant

The table Table 1.7 contains the list of connection objects and the allowed connections between connection object types.

TABLE 1.7 Valid connections between connection objects

Nr	LHS \ RHS	1	2	3	4	5	6	7	8
		S	sg	p	ifc	u	ui	sc	e
1	signal	X	1	X	X	X	X	X	X
2	signal group	-	X	-	X	X	X	X	-
3	port	X	-	X	X	X	X	X	X
4	interface	-	X	-	X	X*	X*	X*	-
5	unit	X	X	X	X	X	X	X	X
6	unit instance	X	X	X	X	X	X	X	X
7	signal concat	X	X	-	X	X	X	X	X

x? = to be discussed

Connection needs support for signal subranges and expressions


The following may not be needed anymore

Coonect can be used to 'link' signals, ports, groups of signals, or unit interfaces (when connect is applied to unit names it's still the interfaces of those units that get connected)

```
signal_name.connect(signal_name);
port_name.connect(port_name);
group_of_signals.connect(group_of_signals);
interface.connect(interface);
unit name.connect(unit name);
```

EXAMPLE:

FIGURE 1.56




//small description of the example

```
CSL CODE
   csl unit top;
   csl unit a, b, c, d;
   top.add instance(a, a1);
   top.add instance(b, b1);
   b1.add_signal(y);
   scope a1 {
     add signal(y);
     y.connect(b1.y);
   }
   csl unit c, d;
   top.add_instance(c, c1);
   top.add instance(d, d1);
   c1.add_signal(z);
   d1.add_signal(t);
   c1.z.connect(d1.t);
VERILOG CODE
   //AV
   module top;
       wire y,z;
       ab a1(y);
       ab b1(y);
       cc1(z);
       d d1(z);
   endmodule
   module ab(y);
       inout y;
   endmodule
```

```
module c(z);
   inout z;
endmodule
module d(z);
   inout z;
   wire t;
   assign t = z;
endmodule
```

EXAMPLE:

FIGURE 1.57



would the above figure be useful for shrinked examples? if not, remove it


connect(connection_object_name0, connection_object_name1);

DESCRIPTION:

Global connect function.

EXAMPLE:

FIGURE 1.58



//small description of the example

```
CSL CODE
   csl unit top;
   csl_unit a, b, c, d;
   top.add instance(a, a1);
   top.add instance(b, b1);
   a1.add_signal(y);
   scope b1 {
     add signal(y);
     connect(y, a1.y);
   }
   csl unit c, d;
   top.add instance(c, c1);
   top.add instance(d, d1);
   c1.add signal(z);
   d1.add_signal(t);
   connect(c1.z,d1.t);
VERILOG CODE
   //AV
   module top;
       wire y,z;
       ab a1(y);
       ab b1(y);
       c c1(z);
```

```
d d1(z);
endmodule
module ab(y);
  inout y;
endmodule
module c(z);
  inout z;
endmodule
module d(z);
  inout z;
  wire t;
  assign t = z;
endmodule
```


```
connection_object_name.connect({.formal_connection_object_name(
actual_connection_object_name)}+);
```

DESCRIPTION:

Connections are specified by formal_connection_object_name and actual_connection_object_name which can be ports or interfaces; connection_object_name can be a unit, instance or interface.

EXAMPLE:

FIGURE 1.59



//small description of the example

fix code - update according to latest commands

```
CSL CODE
```

```
csl_unit top;
   csl unit a, b, c, d;
   top.add instance(a, a1);
   top.add instance(b, b1);
   b1.add signal(y);
   scope a1 {
     add signal(y);
     connect(.y(b1.y));
   }
   csl unit c, d;
   top.add instance(c, c1);
   top.add instance(d, d1);
   c1.add signal(z);
   d1.add signal(t);
   c1.connect(.z(d1.t));
VERILOG CODE
   //AV
   module top;
       wire y,z;
```

```
ab a1(y);
    ab b1(y);
    c c1(z);
    d d1(z);
endmodule
module ab(y);
    inout y;
endmodule
module c(z);
    inout z;
endmodule
module d(z);
    inout z;
    wire t;
    assign t = z;
endmodule
```

signal object name.merge(merg op, list of signals);

DESCRIPTION:

Performs the operation *op* on the signals in *list_of_signals* and assigns the output of the merge operation to *signal_object_name*.

EXAMPLE:

//small description of the example

CSL CODE

//csl code goes here

VERILOG CODE

//Verilog code goes here

```
signal_object_name.merge(merg_op, signal_list_object_name);
```

DESCRIPTION:

Performs the operation <code>merg_op</code> on the signals in <code>list_of_signals</code> and assigns the output of the merge operation to <code>signal_object_name</code>.

fix table and update example code

TABLE 1.8

effect

EXAMPLE:

//small description of the example

CSL CODE

```
csl_signal sig;
sig.merge(merg_op, csl_list(s1, s2, s3));

csl_signal_list s1(a1, a2);
sig.merge(merg_op, s1);

csl_signal_list s1(s1, s2);
sl.add_signal_item(s3);
sig.merge(merg_op, s1);
```

VERILOG CODE

//Verilog code goes here

1.1 CSL Examples


1.1.0.1 Input bus example

The following code declares 3 units and creates the design hierarchy. A signal X is added as an input to each of the three modules. p and q are modules. p0 and q0 are instances inside of top.

1.1.0.1.1 CSL code

```
csl_unit top, p, q;
csl_list l = {p, q};
top.add_instance(l);
top.add_port(input,2,x);
p.add_port(input,2,x);
q.add_port(input,1,x);
```

FIGURE 1.60 Assigning a bus to 2 or more instances or using bit ranges to extract fields from a vector



1.1.0.1.2 Verilog code

```
module top (x);
  input [1:0] x;
  p p0(.x(x[1:0]));
  q q0(.x(x[0]));
endmodule

module p(x);
  input [1:0] x;
endmodule

module q(x);
  input x;
```

2/16/07 193

endmodule


1.1.0.2 Input block diagram

1.1.0.2.1 CSL code

in this The three units d, e, and f are declared. Then the instance hierarchy is created and the input signals are added to the instances.

```
csl_unit d,e,f;
d.add_instance(e);
e.add_instance(f);
d.add_port(input,4,x);
e.add_port(input,4,x);
f.add_port(input,4,x);
d.x.connect(e.x);
e.x.connect(f.x);
```

FIGURE 1.61 Input block diagram



1.1.0.2.2 Verilog code

```
module d(x);
input [3:0] x;
e E(.x(x));
endmodule

module e(x);
input [3:0] x;
f F(.x(x));
endmodule

module f(x);
input [3:0] x;
```

194 2/16/07

Confidential Copyright © 2006 Fastpath Logic, Inc. Copying in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

endmodule

1.1.0.3 Concatenation example


In this example we map a vector to a concatenation of 5 1-bit signals.

1.1.0.3.1 CSL code

```
//this example needs to be debated - skip this
csl_unit top, sender, m0, m1, m2, m3, m4;
top.add instance(sender, m0, m1, m2, m3, m4);
assign \{q4, q3, q2, q1, q0\} = q;
sender.output(q[4:0]);
m0.input(q[0]);
m1.input(q[1]);
m2.input(q[2]);
m3.input(q[3]);
m4 input(q[4]);
or
csl unit top, sender, m0, m1, m2, m3, m4;
top.add instance(sender, m0, m1, m2, m3, m4);
csl signal q;
assign \{q[4], q[3], q[2], q[1], q[0]\} = q;
sender.output(q[4:0]);
m0.input(q[0]);
m1.input(q[1]);
m2.input(q[2]);
m3.input(q[3]);
m4 input(q[4]);
```

2/16/07 195

FIGURE 1.62 Split the input



1.1.0.3.2 Verilog code

```
module top;
    sender sender0(.q(q));
    wire [4:0] q;
    m m0(.q(q[0]));
    m m1(.q(q[1]));
    m m2(.q(q[2]));
    m m3(.q(q[3]));
    m m4(.q(q[4]));
endmodule

module sender(q);
    output [4:0] q;
endmodule

module m(q);
    input q;
endmodule
```


1.1.0.4 Output examples

1.1.0.4.1 CSL code

```
csl_unit a,b,c;
a.add_instance(b,b0);
b.add_instance(c,c0);
a.add_port(output,x);
b.add_port(output,x);
```

```
c.add\_port(output,x); //or use signal router to determine path - name inference
```

FIGURE 1.63 Output block diagram



1.1.0.4.2 Verilog code

```
module a(x);
  output x;
  b b0 (.x(x));
endmodule

module b(x);
  output x;
  c c0(.x(x));
endmodule

module c(x);
  output x;
endmodule
```

1.1.0.5 Output to input

The signal sig is not declared in the top, x or y units. The auto router adds sig to the

1.1.0.5.1 CSL code


```
csl_unit top, int, a, b, x ,y;
a.add_port(output,sig);
b.add_port(input,sig);
top.add_instance(x,x0);
x.add_instance(a,a0);
top.add_instance(y);
y.add_instance(b);
```

2/16/07

197

```
x.a.sig.connect(y.b.sig);
//should name inference work over scopes
//eg. x.sig.connect(y.sig); <=> auto connect by name inference
//x.a.sig.connect(y.b.sig); <=> does auto connect work over scope
//names? so that the connect() method may not be used and would this
add confusion if there are many scopes ?
```

FIGURE 1.64 Connect output to input



1.1.0.5.2 Verilog code

```
module Top;
 wire x:
 x \times 0 (.sig(sig));
 y y0(.sig(sig));
endmodule
module x(sig);
output siq;
 a a0(.sig(sig));
endmodule
module y(sig);
input sig;
 b b0(.siq(siq));
endmodule
module a(sig);
 output siq;
endmodule
module b(sig);
 input sig;
endmodule
```


1.1.0.6 Hierarchy

The example shows how to split a bit vector into single bits and connect each bit to a different unit.

1.1.0.6.1 CSL code

```
csl_unit top, n, y, p, q, r, s;
top.add instance(n, n0);
top.add instance(y, y0);
y.add_instance(p, p0);
y.add instance(q, q0);
y.add instance(r, r0);
y.add_instance(s, s0);
n.add port(output,4,x);
y.add port(input,4,x);
//what is being done here ?
//p.input(x[3]);
//q.input(x[2]);
//connect signal r.input(x[1]);
//connect_signal s.input(x[0]);
p.add port(input,x);
q.add port(input,x);
r.add_port(input,x);
s.add port(input,x);
p.x.connect(top.x[3]);
q.x.connect(top.x[2]);
r.x.connect(top.x[1]);
s.x.connect(top.x[0]);
```

FIGURE 1.65 Hierarchy.



2/16/07 199

1.1.0.6.2 Verilog code

```
module top;
wire [3:0] x;
  n = 0 (.x(x));
  y y 0 (.x(x));
endmodule
module y(x);
  input [3:0] x;
  p p0 (.x(x[3]));
  q \neq 0 (.x(x[2]));
  r r0 (.x(x[1]));
  s = 0 (.x(x[0]));
endmodule
module n(x);
  output [3:0] x;
endmodule
module p(x);
  input x;
endmodule
module q(x);
  input x;
endmodule
module r(x);
  input x;
endmodule
module s(x);
  input x;
endmodule
```

1.1.0.7 Create module inputs

Add an input to the top module and bottom module. The auto router will add the signals to the intermediate units' port lists.


200 2/16/07

Confidential Copyright © 2006 Fastpath Logic, Inc. Copying in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

1.1.0.7.1 CSL code

```
csl_unit top,a,b,c;
top.add_instance(a,a0);
a.add_instance(b,b0);
b.add_instance(c,c0);
top.add_port(input,x);
c0.add_port(input,x); //use signal router to connect signals
```

FIGURE 1.66 Module hierarchy



This will create three instances: modules a, b and c and each will have an input called x.

1.1.0.7.2 Verilog code

```
module top (x);
  input x;
  a a0(.x(x));
endmodule

module a (x);
  input x;
  b b0(.x(x));
endmodule

module b(x);
  input x;
  c c0(.x(x));
endmodule

module c(x);
  input x;
endmodule
```


1.1.1 Interconnect

In the following example we create an output called s in module z and we create an input in module q called a. We then use HID's to connect the input and the output. The signal router will connect the two HID's by adding the ports to the upper level modules and mapping the two different signal names at the highest level.

1.1.1.1 CSL code

```
csl_unit x, r, z, q, top;
top.add_instance(x,x0);
top.add_instance(r,r0);
x.add_instance(z,z0);
r.add_instance(q,q0);
z.add_port(output,s);
q.add_port(input,a);
x.z.s.connect(r,q.a);
```

FIGURE 1.67 Signal route



1.1.1.2 Verilog code

```
module top;
wire a ,s;
assign a = s;
x x0(.a(a));
r r0(.s(s));
endmodule

module r(a);
input a;
q q0(.a(a));
endmodule

module x(s);
```

203

Chapter 1

```
output s;
  z z0(.s(s));
endmodule

module z(s);
output s;
endmodule

module q(a);
input a;
endmodule
```

1.1.2 Formal to actual mapping


1.1.2.1 Multiple instances mapping formal to actual using bit vectors and a for loop

If the actual is one expression then the expression is entered in the actual name box. The module x is instantiated 8 times in the following example.

1.1.2.1.1 CSL code

```
csl_unit top,v;
top.add_port(input,8,x);
csl_for(int i = 0; i <= 7; i++) {
    //concatenate "v" with the current value of index
    //is this implemented ?
    string w = "v" + i;
    top.add_instance(v,w);
    top.x[i].connect(w.x);
    //now csl just like C++ top.x[i].connect(w.x);
}</pre>
```

FIGURE 1.68 Implicit naming of formal to actuals using bit vectors



1.1.2.1.2 Verilog code

```
module top(x);
  input [7:0] x;
  v v0(.x(x[0]));
  v v1(.x(x[1]));
  v v2(.x(x[2]));
  v v3(.x(x[3]));
  v v4(.x(x[4]));
  v v5(.x(x[5]));
  v v6(.x(x[6]));
  v v7(.x(x[7]));
endmodule

module v(x);
  input x;
endmodule
```

1.1.2.2 Formal and Actual Names and Formal to Actual Mapping Examples

The formal name will always be a name of a port in the instance.

```
port_signal = namespace_direction_type_signalname_range
port_signal = namespace_direction_signalname_range
  defaults to wire

signal = namespace_type_signalname_range
formal_to_actual_mapping(formal, actual);
//adds the formal to the current namespaces port list and adds the formal to actual name to all instantiations of the module.

namespace.formal_to_actual_mapping(formal, actual);
```

204 2/16/07 Confidential Copyright © 2006 Fastpath Logic, Inc. Copying in any form

```
//adds the formal to the namespace port list and adds the formal to actual name to the instantiation of the module. connection serdes
```

Formal port is multi-bit and there are individual CSL connections to each port bit. Note that the CSL supports splitting the formal name Into individual bits. The CDOM will "gather" the different connections to the formal bits and create a concatenation in the actual name. Note that the port can be an input or an output.

If the target module's verilog code looks like the following:

```
module foo (output [3:0] x);
.....
endmodule
```

And the module foo is instantiated In the module bar:

```
module bar:
wire a,b,c,d;

//overides the signal naming convention and prefix all signals in the connection

//declaration with the prefix specified in the signal_prefix_override statement

signal_prefix_override:
    "signal_prefix_override" "("prefix_override_object_name")"";"

    csl_signal bus_object_name = split(Iist_of_signals_ranges);
    // creates a new bus with the width of list_of_signals_ranges and assigns he new bus to the list_of_signals_ranges

    // the width of the bus can be discovered with the int i = width (list_of_signals_ranges); operation
```

Example: create new signals with a width of 1-bit and assign each new signal to a single bit from a bus

```
for (î = 0 ; î < width (list_of_signals_ranges); î++) {
    csl_signal signal_object_name_${i} = split( bus_object_name );
    // creates a set of new signals with the name csl_signal
    signal_object_name_${i} and assigns each new name to
    signal_object_name[${i}]
}</pre>
```

Example: create new signals with a width of width::number_expression and assign each new signal to multiple bits from a bus

```
for (i = 0 ; 1 < width (list_of_signals_ranges); i++) {
    csl_signal signal_object_name_${i} = split(bus_object_name,
width::number_expression);

    // creates a set of new signals with the name csl_signal
    signal_object_name_${i} and assigns each new name to
    signal_object_name[${i}+number_expression-1 : ${i} ]
    }
}</pre>
```


here begins the assignment part - not modified

1.1.2.3 Assigning constants to signals

1.1.2.3.1 CSL code

```
csl_unit x;
x.input(a = 5'HOA);
```

FIGURE 1.69 5'H0A



1.1.2.3.2 Verilog code


```
module x(c);
  input [4:0] c;
  wire [4:0] a;
  assign a = c;
endmodule
```

1.1.2.4 Source example

1.1.2.4.1 CSL code

```
csl_unit x;
x.output(s = 0);
```

FIGURE 1.70 Source



1.1.2.4.2 Verilog code


```
module x(s);
  parameter WIDTH =1;
  output [WIDTH-1:0] s;
  wire [WIDTH-1:0] s;
  assign s = {WIDTH {1'b0}};
endmodule
```

1.1.2.5 Output tied to GND and output tied to VDD example

1.1.2.5.1 CSL code

```
csl_unit a, b;
a.input(x = 0);
b.input(y = 1);
```

FIGURE 1.71



b y in \to Vdd

1.1.2.5.2 Verilog code

```
module a(in);
  input in;
  wire x;
  assign x = in;
endmodule

module b(in);
  input in;
  wire y;
  assign y = in;
endmodule
```

here ends the assignment part - resume

1.1.2.6 Bitrange Change

x[3] is not assigned. The default driven value is 0.


1.1.2.6.1 CSL code

```
csl_unit a, b;
csl_signal x(5,2);
b.add_instance(a,a0);

// maybe we will need this some time later
//b.add_port(input,[5:4],x); //or maybe b.add_port(input,(5,4),x);
//b.add_port(inputx[2]);

b.add_port(input,x);
a.add_port(input,2,x);
a.add_port(input,1,y)
a.x.connect(x[5:4]);
a.y.connect(x[2]);
```

FIGURE 1.72 Missing bits in range



1.1.2.6.2 Verilog code

```
module b(x);
  input [5:2] x; //bit 3 is not used
  a a0(.x(x[5:4]), .y(x[2]));
endmodule

module a(x,y);
  input [1:0] x;
  input y;
endmodule
```

1.1.3 Regular expressions


The inputs x0, ..., x4 are concatenated together and assigned to port z in module p.

1.1.3.1 CSL code

```
csl_unit top, p;
top.add_instance(p);
top.add_port(input,x["0-4]"); //creates x1, x2, x3, x4
p.add_port(input,5,z);
top.{x[0-4]}.connect(p.z);

//old version - preserved for reference
//csl_connect p.zmodule = top.{x[0-5]}; // creates a 5-bit signal
//called z in unit p
//csl_connect y[0-4].x = top.x[0-4];
//the concat will be expanded first {x[0-4} = {x0, x1, x2, x3, x4}
//and then the LHS will be
```

FIGURE 1.73 Formal to actual mapping input concatenation



NOTE: Regular expressions are expanded into this: p.z.input(x[4-0])

1.1.3.2 Verilog code

```
module top(x4, x3, x2, x1, x0);
  input x4, x3, x2, x1, x0;
  wire [4:0] z;
  assign z = {x4, x3, x2, x1, x0};
  p p0(.z(z[4:0]));
endmodule

module p(z);
  input [4:0] z;
endmodule
```

2/16/07 209

The following formal to actual mappings are supported:

- constant
- concatenation
- renaming

in either formal or actual name position (a[3:0],b[2:0],c[3:0] \leq foo) (bar \leq {x,y,z}) signals may ne declared and then used later

1.1.4 Split a vector into bits and assigning different bit units example


The input vector e[3:0] is split into 4 different signals.

1.1.4.1 CSL code

```
csl_unit top, a, b, c, d;
top.add_instance (a, a0);
top.add_instance (b, b0);
top.add_instance (c, c0);
top.add_instance (d, d0);
top.add_port(input,4,e);
a.i.connect(top.e[3]);
b.j.connect(top.e[2]);
c.k.connect(top.e[1]);
d.l.connect(top.e[0]);
//is this going to work ? Will the i,j,k,l ports be build automatically by the cslc?

// or
top.e.connect({ a.i, b.j, c.k, d.l });
```

FIGURE 1.74 Bit blast



1.1.4.2 Verilog code


```
module top(e);
  input [3:0] e;
  a a0(.i(e[0]));
  b b0(.j(e[1]));
  c c0(.k(e[2]));
  d d0(.1(e[3]));
endmodule
module a(i);
  input i;
endmodule
module b(j);
  input j;
endmodule
module c(k);
  input k;
endmodule
module d(1);
  input ;
endmodule
```

1.1.5 Assigning an entire vector to a 4 bus instance

1.1.5.1 CSL code

```
csl_unit top, p, q, r, a, b, c, d;
top.add_instance (a, a0);
top.add_instance (b, b0);
top.add_instance (c, c0);
top.add_instance (d, d0);
top.add_instance (r, r0);
r.add_instance(q, q0);
q.add_instance(p, p0);
q.add_port(output,4,e);
p.add_port(output,4,e);
x.a.connect(r.e[3:0]); infer that e is an output of r because r's child q has an output e
x.b.connect(r.e[3:0]);
x.c.connect(r.e[3:0]);
x.d.connect(r.e[3:0]);
```

FIGURE 1.75 Assign an entire vector to a bus instance



NOTE: instances {a, b, c, d} do not have to be instantiated in module top but they can be instantiated in a lower level . The signal router will connect signals to the instances.

1.1.5.2 Verilog code

```
module top();
  wire [3:0] e;
  a a0(.x(e));
```

2/16/07

Confidential Copyright © 2006 Fastpath Logic, Inc. Copyring in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

Chapter 1

```
b b0(.x(e));
  c c0(.x(e));
  d d0(.x(e));
  r r0(.e(e));
endmodule
module r(e);
  output [3:0] e;
  q q0(.e(e));
endmodule
module p(e);
  output [3:0] e;
endmodule
module a(x);
  input [3:0] x;
endmodule
module b(x);
  input [3:0] x;
endmodule
module c(x);
  input x;
endmodule
module d(x);
  input [3:0] x;
endmodule
```

1.1.6 Name change


1.1.7 Concatenation

1.1.7.1 Concatenation driving inputs example

1.1.7.1.1 CSL code

```
csl_unit top, p, q, r;
top.add_instance(p, p0);
top.add_instance(q, q0);
top.add_instance(r, r0);
//top, x, y, z;
p.add_port(input,3,a);
q.add_port(input,3,b);
r.add_port(input,3,c);
a = top.input({x, y, z}); fix per the diagram
b = top.input({x, y, z});
c = top.input({x, y, z});
```

FIGURE 1.76 Concatenation



1.1.7.1.2 Verilog code

```
module top (x, y, z);
  input x, y, z;
  p p0(a({x,y,z}));
  q q0(b({x,y,z}));
  r r0(c({x,y,z}));
endmodule
```

```
module p (a);
  input [2:0] a;
endmodule

module q(b);
  input [2:0] b;
endmodule

module r(c);
  input [2:0] c;
endmodule
```


1.1.7.2 Concatenation of inputs example

The figure shows the concatenation of signals. The concat is assigned to one input. The input is a 16 bit bus.

1.1.7.2.1 CSL code

```
csl_unit top, y;
top.add_instance(y, y0);
top.add_port(input,4,p);
top.add_port(input,4,q);
top.add_port(input,4,r);
top.add_port(input,4,s);
y.add_port(input,16,q);
y.q.connect(top.{p, q, r, s});
Note: module y has an input q which is 16 bits wide.
```

FIGURE 1.77 Concatenation signals



2/16/07 215

1.1.7.2.2 Verilog code

```
module top(p, q, r, s);
  input [3:0] p, q, r, s;
  wire [15:0] concat = {p, q, r, s};
  y y0(.q(concat));
endmodule

module y(q);
  input [15:0] q;
endmodule
```

1.1.7.3 Concatenation of outputs from different modules


1.1.7.3.1 CSL code

```
csl_unit top, a;
top.add_instance(a{a"[0-3]"});
// adds 4 instances to top: a0, a1, a2, a3
top.add_port(output,4,x);
```

1.1.7.3.2 CSL code

```
csl_unit a, b, c, d, e, top;
top.add_instance(e, e0);
// builds the hierarchy
e.add_instance(c, c0);
e.add_instance(d, d0);
c.add_instance(a, a0);
d.add_instance(b, b0);
b.add_port(output,p);
a.add_port(input,q);
top.output(m);
```

FIGURE 1.78 concat output. assign $x = \{z3, z2, z1, z0\}$



1.1.7.3.3 Verilog code

```
module foo (x);
  output [3:0] x;
  wire z0, z1, z2, z3;
  assign x = {z3, z2, z1, z0};
  a a0(.z(z0));
  a a1(.z(z1));
  a a2(.z(z2));
  a a3(.z(z3));
endmodule

module a(x);
  output x;
endmodule
```

1.1.7.3.4 Verilog code

```
module top(m);
  output m;
  e e0(m);
endmodule

module a(q);
  input q;
endmodule
```


```
module b(p);
  output p;
endmodule
module c(q);
  input q;
  a a0(.q(q));
endmodule
module d(p);
  output p;
  b b0(.p(p));
endmodule
module e(m);
  output m;
  c c0(.q(q));
  d d0(.p(m));
endmodule
```

1.1.7.4 Concatenation error

1.1.7.4.1 CSL code

```
csl_unit p, q, top;
top.input(a);
q.input(b);
p.output(c);
top.add_instance(p, q);
```

FIGURE 1.79 Concatenation error



218 2/16/07

1.1.7.4.2 Verilog code

```
module top(a);
  input a;
  p p0(.p(c));
  q q0(.q(b));
endmodule

module p(c);
  output c;
endmodule

module q(b);
  input b;
endmodule
```


1.1.7.5 Unused bits error example

x is 3 bits on left side, and x is 4 bits on the right side.

1.1.7.5.1 CSL code

```
csl_unit top, a, b;
a.output(x[2:0]);
b.input(x[3:0]);
top.add_instance(a, b);
```

FIGURE 1.80 Unused bits



1.1.7.5.2 Verilog code

```
module top;
  a a0(.x(x));
  b b0(.x(x));
endmodule
```

```
module a(x);
  output [2:0] x;
endmodule


module b(x);
  input [3:0] x;
endmodule
```

1.1.7.6 Concatenation error example (output and input connected)

1.1.7.6.1 CSL code

```
csl_unit p, q;
p.input(x);
q.output(x);
p.add_instance(q);
```

FIGURE 1.81 Output and input connected



1.1.7.6.2 Verilog code

```
module p(x);
  output x;
  q q0(.x(x));
endmodule


module q(x);
  output x;
endmodule
```

1.1.8 Multiple instance

1.1.8.1 CSL code

```
csl_unit top, i;
top.add_instance (i0, i1);
// alternative syntax: do not create the instances; pass the
instance names in the instance list
  top.add_instance (i{i0}, i{i1});
csl_instance i, i0, i1;
top.input(x);
top.input(y[1:0]);
i0.input(y = 0);
i0.input(y = y[1]);
i1.input(x = top.x);
i1.input(y = y[0]);
```

FIGURE 1.82 instantating multiple instances



1.1.8.2 Verilog code

```
module top(x, y, sink);
  input [1:0] y;
  input sink, x;
  i i0(.x(sink), .y(y[1]));
  i i1(.x(X), .y(y[0]));
endmodule


module i(x, y);
  input x, y;
endmodule
```

1.1.9 Implicit mapping

1.1.9.1 CSL code

```
csl_unit top, a, b;
top.add_instance(a, b);
top.input(x[3:2]);
top.input(y[3:0]);
a.input(x[3:2]);
a.input(y[3:0]);
b.input(y[3:0]);
```

FIGURE 1.83 Implicit mappings



1.1.9.2 Verilog code

```
module top;
    a a0(.x(x[3:2]), .y(y[3:0]));
    b b0(.y(y[3:0]));
endmodule

module a(x, y);
    input [1:0] x;
    input [3:0] y;
endmodule

module b(y);
    input [3:0] y;
endmodule
```

1.1.9.3 Example Verilog to CSI signal connection

FIGURE 1.84

1.1.9.3.1 Verilog + CSI coded specfication

```
csl_unit top, x,y;
top.add_instance(x,y);

module x (a);
  output a;
endmodule

module y;
  csl_signal input(q =x.a);
endmodule
```

1.1.10 Example: implicit mapping

An entire upper level port list can be assigned to one or more lower level units. Ports within the portlist can be excluded from specified units. All signals are connected to all instances unless excluded.

1.1.10.1 CSL code


```
csl_unit top, a, b, c, d;
add_instance (top, a, b, c, d);
top.input(e, f, g);
csl_connect d = top;
csl_connect c = top;
```

2/16/07

223

```
csl_connect b = top.exclude (e, h);
// alternative: csl_connect [c, d] = top;
// csl_signal unitname signal_object_name - creates a new signal
with either the same signal name or a new signal name
// csl_reverse_port_direction (unit_object_name signal_name) -
signal name is optional;
// if signal_name is not present entire unit portlist is copied to
the new module and the port directions are reversed
```

FIGURE 1.85 Assigning entire port lists to sub-units



1.1.11 Reversing port lists


1.1.11.1 CSL code

```
csl_unit top, p, q;
top.add_instance(p, q);
p.output(x, y, z);
q.input(reverse(x, y, z));
// reverse the signal direction of each signal in p's interface
or
q.input(reverse(p.port()));

csl connect p = q; // module to module connection
```

224 2/16/07

FIGURE 1.86 Port reverse



1.1.11.2 Verilog code


```
module top(e, f, g, h);
  input e, f, g, h;
  a a0(e, h);
  b b0 (f, g);
  c c0 (e, f, g, h);
  d d0 (e, f, g, h);
endmodule
```

1.1.12 Create a list of ports

1.1.12.1 CSL code

```
csl_unit top, p, q;
top.add_instance (p, q);
csl_list portlist = {x, y, z};
p.output(portlist);
q.input(portlist);
```

FIGURE 1.87 Port reverse



1.1.12.1.1 Verilog code

```
module top (e, f, g, h);
```


2/16/07

```
input e, f, g, h;
a a0(e, h);
b b0(f, g);
c c0(e, f, g, h);
d d0(e, f, g, h);
endmodule
```

1.1.13 Connect to all units in a sub-hierarchy

1.1.13.1 CSL code

FIGURE 1.88 Connect to all units in sub-hierarchy



1.1.13.2 Verilog code

1.1.14 Examples of regular expression pattern matching

```
The following CSL code will create 16 different signals with the above names csl signal foo" [0-3]" "[a-d]" = bar "[0-3]" "[p-s]";
```

will create 16 signals with a default type of wire and assign the wires to 16 different signals.

```
wire foo_a_0 = bar_p_0;
wire foo_a_1 = bar_p_1;
wire foo_a_2 = bar_p_2;
wire foo_a_3 = bar_p_3;
wire foo_b_0 = bar_q_0;
wire foo_c_1 = bar_q_1;
wire foo_b_2 = bar_q_2;
wire foo_b_3 = bar_q_3;
wire foo_b_0 = bar_r_0;
wire foo_c_1 = bar_r_1;
```

226 2/16/07

```
wire foo_c_2 = bar_r_2;
wire foo_c_3 = bar_r_3;
wire foo_d_0 = bar_s_0;
wire foo_d_1 = bar_s_1;
wire foo_d_2 = bar_s_2;
wire foo_d_3 = bar_s_3;
```

A pattern match can be on either the LHS or the RHS of a statement . The following csl code will create 1'b wires

```
connect bar_$1_$2= foo_(*)_(*)
wire_bar_a_0= foo_a_0;
```

Regular expressions can be used to search for names in the current name space or a specified name space.

Another way to code the above example using Perl like regular expressions is as follows:

```
csl_signal foo_[a-d]_[0-3]:
connect foo (*) (*) = bar $1 $2;
```

Pattern match, just like perl.

The names are searched for all instances of **foo_(*)_(*)** and return a list of all pattern matches. Then the tool will iterate through the list and will extract the \$1 and \$2 pattern matches. Where \$1°-6' matches the first pattern In foo_(*)_(*) and \$2 matches the second pattern in **foo_(*)_(*)**. Then the pattern matches wi11 be used to create the **bar_***_* variables and the 16 assignments will be created.

The above example uses regular expression expansion to create the signals, find the signals that were created. Extract the patterns from the list that was returned and then uses the pattern matches to create the signals on the RHS of the connection statements.

The reverse operation copies the modules port list and then reverses the port directions.

Examples of regular expression expansion:

```
foo[0-3] expands to:
      foo 0
      foo_1
      foo 2
      foo 3
      bar [a-d] expands to:
      bar_a
      bar_b
      bar c
      bar_ d
      car [xx, yy, zz] expands to:
      car_xx
      car_yy
      car zz
      foo_[0-3]_[a-d] expands to:
      foo a 0
      foo a 1
      foo a 2
      foo a 3
      foo b 0
      foo b 1
      foo b 2
      foo b 3
      foo c 0
      foo c 1
      foo c 2
      foo_c_3
      foo d 0
      foo d 1
      foo_d_2
      foo d 3
Corresponding CSL statement:
      csl_signal foo [0-3] _[a-d];
Example:
      foo[31:12] msb(foo); returns 31 or bar[31:0] [12:4]
  228
                                                                     2/16/07
```

```
msb(get_width_x(bar)); returns 12
Iog(numeric_expression); takes the log base 2 of the expression
```

Example:

Address buses typically are the log bus 2 of the number of memory words. If memory has 256 words then the log base 2 of the memory is 8. 8-bits will address all possible words In the memory. Assume that the function **number_of_memory_words()** when applied to a memory returns the maximum number of words in the memory.

```
csl_signal addr csl_bitrange(log(memory.number_of_memory_words());
// creates an 8-bit wide bus If memory has 256 words

exp(base, constant_numeric_expression);
// returns base ^ constant_numeric_expression where the ^ character
Is the exponent operator
```

1.1.15 Namespace example

```
csl instance (bar, bar2);
csl instance (bar, bar3);
//1 to 1 connection
csl instance (top);
csl instance (rs);
csl instance (fpadd);
// create the hierarchy
list top inst list = {rs, fpadd}
top.add instance(top inst list);
current namespace = fpadd;
csl signal (y);
connect rs.x = fpadd.y;
// 1 to many connections
csl unit (top, pc, id, rf, intadd, fpadd)
connect top inst list = debug clk;
foreach m (pc, id, rf) {
  connect m = special_clk;
}
current namepace = (top);
```

```
// create the hierarchy
   list top inst list = {pc, id, rd, fpadd, intadd};
   top.add instance (top inst list);
   current namespace = top;
   csl signal (clk);
   clk.dir (input);
   connect top inst list = clk;
   // connect the to all of the instances in the top level
   csl signal (reset );
   reset .dir (input);
   connect top inst list = reset ;
  // connect the reset to all of the instance list in the top level
to create the signal clk in
  // all of the module in the instance list inside each module
   // create a clk and connect each clk port to the upper level clk
   csl signal (reset );
```

1.1.16 Extracting data

1.1.16.1 Using functions to extract lists

Wild cards are useful in an interconnect tool. We can refer to the elements under a unit using the unit function.

```
all units in this unit
list u = unit.get_units();
all ports in this unit
list p = unit.get_ports();
all locals in this unit
list l = unit.get_local_ports();
all inputs:
list i = unit.get_inputs();
all outputs
list o = unit.get_outputs();
all inouts
list o = unit.get_inouts();
```

2/16/07


• use exclude operator to exclude a item

```
n.exclude (item_list)
```

1.1.16.1.1 CSL code

```
csl_unit q, r, s;
csl_signal s.input(x);
csl signal q.output(x);
```

FIGURE 1.89



1.1.16.1.2 Verilog code


```
module s(x);
input x;
endmodule

module q(x);
output x;
endmodule
```

1.1.16.1.3 CSL code

```
csl_unit q, r, s;
csl_signal s.output(x);
csl signal q.input(x);
```

FIGURE 1.90



1.1.16.1.4 Verilog code

```
module s(x);
  output x;
endmodule

module q(x);
  input x;
endmodule
```

1.1.17 CSL Interconnect Miscellaneous

1.1.17.1 Low Assertion Level suffixes

The user can use the default low assertion level suffix character which is the underscore character '_' or the user can specify the low assertion level suffix character to use to indicate that a signal has a low assertion level. To set the low assertion level suffix character to a different character set the following variable, CSL LCW ASSERTION LEVEL CHAR

Example:

To use the character 'n' instead of " "

CSL LOW ASSERTION LEVEL CHAR ='n':

```
foo foo1 (
.x ({a, b, c, d})
);
endmodule
```

Then the CSL language can be used to assign x in one statement.

```
csl_unit (foo);
```

232

2/16/07

```
csl_instance(foo0, foo1);
csl_signal foo x [3:0];
x.type(input);
foo1.x = {a, b, c, d};
// automatically add the signal x to foo1's port list
```

The CSL can assign each bit of x in a separate statement

```
foo1.x [0] = a;
foo1.x [1] = b;
foo1.x [2] = c;
foo1.x [3] = d;
```

This adds x to the module foo

1.1.17.2 Searching Name Spaces Using Regular Expressions

Different search algorithms will be used depending on the symbol type that Is being searched for. The name spaces are searched for one or more symbols from the current name space up to the top of the tree. The name spaces are searched for one or more symbols from the current name space depth first to the bottom of the sub-tree. The name spaces are searched for one or more symbols from the current name space up one level at a time and then In each sub-tree in that level.

Examples:

Note that multidimensional signals can be used to write and read blocks of data to and from memories. Multidimensional signals can be indexed with one or more ranges.

Example:

```
csl_signal mem_data_out;
csl_bitrange br; br([31:0]);
mem_data_out.bitrange(8, br);
```

If a memory Is declared with the size In each dimension of 32 x 128 x 8-bits then there are 8x64 blocks of size 4x2x8-bits.

1.1.18 Verilog CSI commands

```
csl_connect signal_name = signal_name;
csl_reverse_ports_(unit_name);
csl_signal [type] signal_name [ bitrange];

csl_interface interface_name(v2001_signal_declaration);

module module_name(
    (bundle bundle_name, |
         v2001_signal_declaration, |
         insert_interface optional_reverse interface_name
    optional_formal_to_actual_name_mapping_list, )*
    );
```

1.1.19 Insert output buffer


1.1.19.1 CSL code

```
csl_unit y;
y.add_signal(x);
y.output(x_inv = csl_inv (x));
```

234

2/16/07

FIGURE 1.91 insert an output buffer



1.1.19.2 Verilog code


```
module y(x_buf);
  output x_buf;
  wire x;
  assign x_buf = x;
endmodule
```

1.1.20 Insert output inverter

1.1.20.1 CSL code

```
csl_unit y;
y.signal(x);
y.output(x inv) = csl inv(x);
```

FIGURE 1.92 insert an output inverter



1.1.20.2 Verilog code


```
module y(x_inv);
  output x_inv;
  wire x;
  assign x_inv = ~ x;
endmodule
```

1.1.21 Insert output latch

1.1.21.1 CSL code

```
csl_unit y;
y.signal(x); add a signal to y
y.output(x_ff) = csl_ff(x);
```

FIGURE 1.93 insert output latch



1.1.21.2 Verilog code

```
module y (clk, x_ff);
  output x_ff;
  input clk;
  wire x;
  assign x_ff = clk ? x : x_ff;
endmodule
```

<new>

Gen_interconnect prepending prefixes or appending suffixes automatically across modules/ pipe-stages

Transmission block takes an input signal and replicates the signal and routes the replicated signals to their destinations.

</new>

<new>

Naming convention hierarchies

suffix

signal naming convention

<signaltype> <pipestage> <valid clkedge | level> <assertion level>

re rising edge high fe falling edge low

c combinational

L Latch

f FF

p precharge

d domino

236 2/16/07

c clk

```
gc gated clk
signal lint
</new>
All objects have:
- get methods which are used in expressions
- set methods which are used in commands
These methods can be used together like in the example:
   csl_signal a,b;
   csl bitrange br(4);
   a.set bitrange(br);
   b.set bitrange(a.get bitrange());
Usage of csl list:
   csl_list l(a,b,c,d);
   csl_signal 1; // a,b,c,d become signals
Scopes
   csl unit a,b,c;
   a.add_instance(b,b1);
   b.add_instance(c,c1);
In the above code:
а
a.b
a.b.c
b
b.c
are scopes
```

A port specifies a signal with a direction, the name of the signal and the type.

1.1.22 example 1

```
csl unit un1, un0;
csl unit un1, un0;
un1.set_interface(un0.get_interface());
```

2/16/07

Connect

237

//this copies the interface from un0 and sets it to un1

1.1.23 example 2

```
csl unit un0, un1;
   un1.connect.un0;
    //by connecting the two units the auto router will set the inputs in
    //unl interface to outputs and the outpus to inputs so that the
    //connection with un0 would be possible. Note that the auto router will
    //reverse the port directions only if un1 and un0 are at the same level
    //in the design hierarchy
<ADD>
Configuration
Naming convention hierarchies
suffix
signal naming convention
<signaltype> <pipestage> <valid clkedge | level> <assertion level>
                        re rising edge
                                            high
                        fe falling edge
                                            low
c combinational
L Latch
f FF
p precharge
d domino
c clk
gc gated clk
signal lint
</ADD>
old set offset()
CSL CODE
   //AB
   csl unit chip, u1, u2, u3, ug;
    //creating 4 uninitialized signal objects
    csl_signal sig_u1, sig_u2, sig_u3, sig_m;
    sig ul.set range(11,6);
   sig_u2.set_range(5,2);
    sig_u3.set_range(1,0);
    sig m.set range(11,0);
```

238 2/16/07


```
/* creating 2 additional signals and "linking"
   their properties to sig m */
   sig m in.set bitrange(sig m.get bitrange());
   sig m out.set bitrange(sig m.get bitrange());
   chip.add port(output, sig m);
   //setting the offset for sig m; bitrange becomes [15:4]
   chip.sig m.set offset(4);
   ug.add_port(input,sig_m_in);
   //using get() method along with a set method
   ug.sig m in.set offset(chip.sig m.get offset());
   ug.add port(output,sig_m_out);
   ug.sig m out.set offset(chip.sig m.get offset());
   u1.add port(output, sig u1);
   //setting a specific offset using get() method
   sig u1.set offset(chip.sig m.get offset()+4);
   u2.add port(output, sig u2);
   sig u2.set offset(sig u1.get offset());
   u3.add port(output, siq u3);
   sig u3.set offset(sig u1.get offset());
   chip.add instance(uq, uq0);
   chip.add instance(u1, u10);
   chip.add instance(u2, u20);
   chip.add instance(u3, u30);
   //making the connections
   scope chip{
   ug0.sig m in.connect({u10.sig u1,u20.sig u2,u30.sig u3});
   /* the following line may be redundant if
   the autorouter width inference is on */
   uq0.sig m out.connect(sig m);
VERILOG CODE
   //AB
   'define OFFSET M 4
   'define OFFSET U 8
   module chip(sig m);
     output [11+'OFFSET M:0+'OFFSET M] sig m;
     wire [11+'OFFSET M:0+'OFFSET M] sig connect;
```

```
u1 u10(.sig u1(sig connect[11+'OFFSET M:6+'OFFSET M]));
    u2 u20(.sig u2(sig connect[5+'OFFSET M:2+'OFFSET M]));
    u3 u30(.sig u3(sig connect[1+'OFFSET M:0+'OFFSET M]));
    ug ug0(.sig m in(sig connect),.sig m out(sig m));
endmodule
module u1(siq u1);
  output [11+'OFFSET U:6+'OFFSET U] sig u1;
endmodule
module u2(sig u2);
  output [5+'OFFSET U:2+'OFFSET U] sig u2;
endmodule
module u3(sig u3);
  output [1+'OFFSET U:0+'OFFSET U] sig u3;
endmodule
module ug(sig m in, sig m out);
  input [11+'OFFSET M:0+'OFFSET M] sig m in;
  output [11+'OFFSET_M:0++'OFFSET_M] sig_m_out;
endmodule
```

EXAMPLE:

Using a signal group to connect multiple signals from transmitting units to a single port in a receiving unit. The top_design unit where the component units will get instantiated is generated automatically.

FIGURE 1.94 Grouping signals



CSL CODE

```
FIX all examples with add_port group -> convert it to add_interface
csl_unit rx, tx1, tx2, tx3, tx4, tx5, top;
```

240 2/16/07

241

```
scope top {
     csl signal s1 0,s2 0,s2 1,s1 1,s3 0,s3 1,s4 0,s5 0;
     //create the signal group with no parameters for the constructor
     csl signal group sqn;
     sgn.add signal list(csl_list(s1_0,s2_0,s2_1,s1_1,s3_0,s3_1,s4_0,
   s5 0);
   }
   tx1.add port list(output,csl_list(top.s1_0,top.s1_1));
   tx2.add port list(output,csl list(top.s2 0,top.s2 1));
   tx3.add port list(output,csl list(top.s3 0,top.s3 1));
   tx4.add port(output,top.s4 0);
   tx5.add port(output, top.s5 0);
   //creates an input port sgn width wide
   rx.add port(input,sqn.get width(),top.sqn);
   scope top {
     add instance(rx,rx0(.sgn(sgn));
     add_instance(tx1,tx10(.s1_0(s1_0),.s1_1(s1_1));
     add instance(tx2,tx20(.s2 0(s2 0),.s2 1(s2 1));
     add instance(tx3,tx30(.s3_0(s3_0),.s3_1(s3_1));
     add instance(tx4,tx40(.s4_0(s4_0));
     add instance(tx5,tx50(.s5 0(s5 0));
   }
VERILOG CODE
   `define WIDTH s1 1 1
   `define WIDTH s2 0 1
   `define WIDTH s2 1 1
   `define WIDTH s3 0 1
   `define WIDTH s3 1 1
   `define WIDTH s4 0 1
   `define WIDTH s5 0 1
   module top();
     wire [`WIDTH s1 0-1:0] s1 0;
     wire [`WIDTH s1 1-1:0] s1 1;
     wire [`WIDTH s2 0-1:0] s2 0;
     wire [`WIDTH s2 1-1:0] s2 1;
     wire [`WIDTH s3 0-1:0] s3 0;
     wire [`WIDTH s3 1-1:0] s3 1;
     wire [`WIDTH s4 0-1:0] s4 0;
     wire [`WIDTH_s5_0-1:0] s5_0;
```

2/16/07 Confidential Copyright © 2006 Fastpath Logic, Inc. Copying in any form

```
wire
 [`WIDTH s1 0+`WIDTH s1 1+`WIDTH s2 0+`WIDTH s2 1+`WIDTH s3 0+`WIDTH s3
 1+`WIDTH s4 0+`WIDTH s5 0-1:0] sgn;
   rx rx0(.sgn(sgn));
   tx1 tx10(.s1 0(s1 0),.s1 1(s1 1));
   tx2 tx20(.s2 0(s2 0),.s2 1(s2 1));
   tx3 tx30(.s3 0(s3 0),.s3 1(s3 1));
   tx4 tx40(.s4 0(s4 0));
   tx5 tx50(.s5 0(s5 0));
   assign sqn = \{s1 \ 0, s1 \ 1, s2 \ 0, s2 \ 1, s3 \ 0, s3 \ 1, s4 \ 0, s5 \ 0\};
 endmodule
 module rx(sqn);
   input
 [`WIDTH_s1_0+`WIDTH_s1_1+`WIDTH_s2_0+`WIDTH_s2_1+`WIDTH_s3_0+`WIDTH_s3
 1+`WIDTH s4 0+`WIDTH s5 0-1:0] sgn;
 endmodule
 module tx1(s1 0,s1 1);
   output [`WIDTH s1 0-1:0] s1 0;
   output [`WIDTH s1 1-1:0] s1 1;
 endmodule
 module tx2(s2 0,s2 1);
   output [`WIDTH s2 0-1:0] s2 0;
   output [`WIDTH s2 1-1:0] s2 1;
 endmodule
 module tx3(s3 0,s3 1);
   output [`WIDTH s3 0-1:0] s3 0;
   output [`WIDTH s3 1-1:0] s3 1;
 endmodule
 module tx4(s4 0);
   output [`WIDTH s4 0-1:0] s4 0;
 endmodule
 module tx5(s5 0);
   output [`WIDTH s5 0-1:0] s5 0;
242
                                                                  2/16/07
```

 ${\tt endmodule}$