CHAPTER 1 CSL Auto Router

All rights reserved
Copyright ©2008 Fastpath Logic, Inc.
Copying in any form without the expressed written
permission of Fastpath Logic, Inc is prohibited

TABLE 1.1 Chapter Overview

1.1 CSL Auto Router Command Summary

1.1 CSL Auto Router Command Summary

```
(hid[.ps] | expression).connect_by_name((hid[.ps] | expression)
[,f2a_name]);
scope.connect_units(scope [,"f2a_prefix"]);
hid[.ps].connect_by_pattern(hid_pattern[.ps] [,f2a_name]);
```

1.2 CSL Auto Router Commands

[CSL Auto Router Command Summary]

```
(hid[.ps] | expression).connect_by_name((hid[.ps] | expression)
[,f2a_name]);
```

[CSL Auto Router Command Summary]

DESCRIPTION:

The method makes a connection between two endpoints. The complete path is given relative to the scope where the connect command is called:

hid = identifier(.identifier)*,

ps =part select,

expression = concatenation, replications, operators expression;

Last identifier in the hid is a connectivity object (port/signal/interface/sg). If the f2a option is used, there will be a port generated (not an interface.port, even if the connection is between ports from an interface) with the name "f2a_name" in each intermediate scope between the two connection endpoints. The names of the generated ports may come in conflict with the names of the existing ports, in which case an error is shown.

The optional parameter is also explained on *F2A option*.

TABLE 1.2 Possible connections for *connect by name()* method

RHS	port	port.ps	sig	sig.ps	ifc	signal	op_	cc_expr	cc_expr	rep_exp	rep exp
LHS	1	1 1				group	expr		_num	r_var	r_num
port	L	L	L	L	I	I	L	L	L	L	L
port.ps	L	L	L	L	I	Ι	L	L	L	L	L
signal	L	L	I	I	I	Ι	L	L	I	L	I
signals.ps	L	L	I	I	I	Ι	L	L	I	L	I
interface	I	I	I	I	L	L	I	I	I	I	I
signal group	I	I	I	I	L	I	I	I	I	I	I
op_expr	I	I	I	I	I	I	I	I	I	I	I
cc_expr_v ar	L	L	L	L	Ι	I	L	L	L	L	L
cc_expr_n um	I	I	Ι	I	Ι	I	Ι	I	I	I	I
rep_expr_ var	I	I	Ι	I	Ι	I	Ι	I	I	I	I
rep_expr_ num	I	I	Ι	I	Ι	I	Ι	I	I	I	I

Where : L =legal case; I =illegal case;

```
LHS =Left hand side;
RHS = Right hand side;
ps =part select;
op_expr = operators expression;
cc_expr_var = concatenation expression with variables (ports,signals);
cc_expr_num =concatenation expression with numbers;
rep_expr_var =replication expression with variables (ports,signals);
rep_expr_num=replication expression with numbers;
```

When *connect_by_name()* command is used for connect two ports can appear an error because of ports directions and ports positions. The following table show the rigth directions for the ports that will be connected.

TABLE 1.3 Possible connections between two ports


direction	parent - child	child - parent	child -child
input - input	L	L	I
input - output	I	I	L
output - input	Ι	I	L
output - output	L	L	I

L =legal case; I =illegal case;

EXAMPLE:

In this example the command connect_by_name() is used for ports connections. This shows the legal cases for ports connections, the ports and signals created by auto router.

FIGURE 1.1 Auto router connections



NOTE: On the figure, the black dots show the ports created by auto router and the names are bolded. The x indicate the ports declared by user.

7

10/31/09

NOTE: The signals created by auto router are dashed and the names are vertical. The arrows show the directions.

```
CSL CODE
   csl unit u1{
     csl port p11 (output, 4);
     csl port p12 (output, 8);
     csl port p13(input, 16);
     csl_port p14(output,7);
     u1(){
   }
   };
   csl unit u2{
     csl port p21(input, 4);
     csl port p22(input, 4);
     csl_port p23(output,4);
     u2(){
   }
   };
   csl unit u11{
     csl_port p1 in(input,2);
     csl port p1 out(output,4);
     u1 u1 i;
     u11(){}
   };
   csl unit u22{
     csl port p2 in(input, 4);
     csl_port p2 out(output,4);
     u2 u2 i;
     u22(){}
   };
   csl unit top{
     csl_port p top(output,8);
     ull ull i;
     u22 u22 i;
     top(){
       ull i.pl out.connect by name(u22 i.p2 in);
                                                        //c-c connection
       ull i.ul i.pll.connect by name(u22 i.u2 i.p22); //c-c connection
       p top.connect by name(ull i.ul i.pl2);
                                                  //p-c connection
       u22 i.u2 i.p23.connect by name(u22 i.p2 out); //c-p connection
       ull i.pl in.connect by name(ull i.ul i.pl3[1:0]); //p-c with ps
```

Confidential Copyright © 2008 Fastpath Logic, Inc. Copying in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

```
ull i.ul i.p14[3:0].connect by name(u22 i.u2 i.p21); //c-c with ps
     }
   };
VERILOG CODE
   module u1(p11,
             p12,
             p13,
             p14,
             ar ps p13, // port created by auto router
             ar ps p14); // port created by auto router
     input [16 - 1:0] p13;
     input [1:0] ar ps p13; //port used to connect a part select
     output [4 - 1:0] p11;
     output [8 - 1:0] p12;
     output [7 - 1:0] p14;
     output [3:0] ar ps p14;
                             //port used to connect a part select
            ar ps p13 = p13[1:0]; // assigned by auto router
            ar ps p14 = p14[3:0]; // assigned by auto router
     `include "u1.logic.v"
   endmodule
   module u2(p21,
             p22,
             p23);
     input [4 - 1:0] p21;
     input [4 - 1:0] p22;
     output [4 - 1:0] p23;
     `include "u2.logic.v"
   endmodule
   module ull(pl in,
              p1 out,
              ar p11 p22 out, //created by auto router
              ar p top p12 out, //created by auto router
              ar ar ps p14 p21 out); //created by auto router
     input [2 - 1:0] p1 in;
     output [4 - 1:0] p1 out;
     output [4 - 1:0] ar p11 p22 out;
     output [8 - 1:0] ar_p_top_p12_out;
     output [4 - 1:0] ar ar ps p14 p21 out;
     ul ul i(.ar ps p13(p1 in),
             .ar ps p14(ar ar ps p14 p21 out),
```

```
.p11(ar p11 p22 out),
          .p12(ar p top p12 out));
  `include "ull.logic.v"
endmodule
module u22(p2 in,
           p2 out,
           ar p11 p22 in,
           ar ar ps p14 p21 in);
  input [4 - 1:0] p2 in;
  input [4 - 1:0] ar p11 p22 in;
  input [4 - 1:0] ar ar ps p14 p21 in;
  output [4 - 1:0] p2 out;
  u2 u2 i(.p21(ar ar ps p14 p21 in),
          .p22(ar p11 p22 in),
          .p23(p2 out));
  `include "u22.logic.v"
endmodule
module top(p top);
  output [8 - 1:0] p top;
  wire [4 - 1:0] ar p1 out p2 in;
  wire [4 - 1:0] ar p11 p22;
  wire [4 - 1:0] ar ar ps p14 p21;
  ull ull i(.ar ar ps p14 p21 out(ar ar ps p14 p21),
            .ar p11 p22 out (ar p11 p22),
            .ar p top p12 out(p top),
            .pl out(ar pl out p2 in));
  u22 u22 i(.ar ar ps p14 p21 in(ar ar ps p14 p21),
            .ar p11 p22 in(ar p11 p22),
            .p2 in(ar p1 out p2 in));
  `include "top.logic.v"
endmodule
```


NOTE: 1) When the connect_by_name() command is used to connect two interfaces, the ports from interfaces which will be connected should have the same name and width.

NOTE: 2) When the connect_by_name() command is used to connect an interface with a signal group, the ports from interface should have the same name and width with the signals from signal group.

EXAMPLE:

In this example *connect_by_name()* command is used to connect the interface with interface, signal group with interface and signal with port.

FIGURE 1.2 Auto router connections and the created ports and signals.



NOTE: On the figure, the black dots show the ports created by auto router and the names are bolded. The x indicate the ports declared by user.

11

NOTE: The signals created by auto router are dashed and the names are vertical. The arrows show the directions.

```
CSL CODE
   csl interface ifc1{
     csl_port p1(output,8);
     csl port p2 (output, 4);
     ifc1(){}
   };
   csl_interface ifc2{
     csl port p1(input,8);
     csl port p2(input, 4);
     ifc2(){}
   };
   csl signal group sq{
     csl_signal p1(8);
     csl signal p2(4);
     sg(){}
   };
   csl unit a{
     csl_signal sig1(16);
     sg sg i;
     a(){}
   };
   csl unit b{
     csl port pb1(input,16);
     ifc2 ifc i;
     b(){}
   };
   csl unit a1{
     ifc1 ifc i;
     aai;
     a1(){}
   };
   csl unit top{
     al al i;
     b b i;
     top(){
       al i.a i.sigl.connect by name(b i.pbl); // signal-port
       al i.a i.sg i.connect by name(al i.ifc i); //signal group - inter-
   face
```

10/31/09

Confidential Copyright © 2008 Fastpath Logic, Inc. Copying in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

```
al i.ifc i.connect by name(b i.ifc i); //interface - interface
     }
   };
VERILOG CODE
   arifc sg i ars pl, //created by AR for signal pl from sg
                              //connection
           arifc sg i ars p2); //created by AR for signal p2 from sg
                              //connection
     output [16 - 1:0] ars sig1;
     output [8 - 1:0] arifc sq i ars p1;
     output [4 - 1:0] arifc sg i ars p2;
     wire [16 - 1:0] sig1;
     wire [8 - 1:0] sq i p1;
     wire [4 - 1:0] sg i p2;
     assign ars sig1 = sig1;
     assign arifc sg i ars p1 = sg i p1;
     assign arifc_sg_i_ars_p2 = sg_i_p2;
     `include "a.logic.v"
   endmodule
   module b (pb1,
           ifc i p1,
           ifc i p2);
     input [16 - 1:0] pb1;
     input [8 - 1:0] ifc i p1;
     input [4 - 1:0] ifc i p2;
     `include "b.logic.v"
   endmodule
   module al(ifc i pl,
            ifc i p2,
            ar pb1 ars sig1 out);
     output [8 - 1:0] ifc i p1;
     output [4 - 1:0] ifc i p2;
     output [16 - 1:0] ar pb1 ars sig1 out;
     a a i(.arifc sg i ars p1(ifc i p1),
           .arifc sg i ars p2(ifc i p2),
           .ars sig1(ar pb1 ars sig1 out));
     `include "a1.logic.v"
   endmodule
```

Confidential Copyright © 2008 Fastpath Logic, Inc. Copying in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

EXAMPLE:

The example contains a set of interfaces and a spreadsheet is used to determine the units they were instantiated in and the connections between them. A script then adds these interfaces to the right units, reverses the interfaces used in the LHS for the SS connections and then makes the actual connections using the *connect_by_name()* method.

CSL CODE

```
// interfaces
csl interface fabric ifc {
   csl_port addr (output, 18);
   csl port data (output, 32);
  csl port nid (output, 4);
   csl_port ready (input, 1);
  csl port reject(output, 1);
  csl port type (output, 4);
  csl port valid (output, 1);
  fabric ifc () {}
};
csl_interface cdrv ifc {
   csl port cmd (input ); // emac rx ix bus
  csl port data (input, 32);
  csl port ready(input
  csl port valid(input );
};
csl interface sb ifc {
   csl port start(output), busy(input);
```

```
sb ifc () {}
};
csl interface sber ifc {
  csl port start(output), busy(input), empty(output), result(output);
   sber ifc () {}
};
csl_interface sbhp ifc {
   csl port start(input), busy(output), hit(output), port(output);
   sbhp ifc () {}
};
csl_interface vrr ifc {
   csl port valid(output), rd(input), result(output, 32);
   vrr ifc () {}
};
csl interface vsr ifc {
   csl port read response valid(output), fabric start(input),
read resonse (output, 32);
   vsr ifc () {}
};
csl_interface adrv ifc {
   csl port addr(output, 18), data(output, 32), ready(input), valid(out-
put);
   adrv ifc () {}
};
csl interface adwr ifc {
   csl port addr(output,18), data(output,32), wr(output), rd(output);
   adwr ifc () {}
};
csl_interface dw ifc {
   csl port data(output, 32), wr(input);
   dw ifc () {}
};
```

```
csl interface adw ifc {
   csl port addr (output, 18), data (output, 32), wr (input);
  adw ifc () {}
};
csl interface malt ifc {
   csl port busy(output), hit(output), port(output), start(input);
  malt ifc () {}
};
csl interface ram ifc {
  csl port address(input, 11);
  csl port byteena(input, 4);
 csl port clock(input, 1);
 csl port data(input, 32);
 csl port enable(input, 1);
 csl port q(output, 16);
 csl port wren(input, 1);
 ram ifc () {}
};
csl interface nios tcm ifc {
   csl port address (output, 18);
  csl port byteena (output, 4);
  csl port chipsel(output, 1);
  csl port enable (output, 1);
  csl_port dout (input , 32);
  csl_port wren (output, 1);
  csl port din (output, 32);
  nios tcm ifc () {}
};
csl interface nios cii ifc {
  csl_port a (output, 1);
  csl port b
                (output, 1);
  csl port c (output, 1);
   csl port clk en (output, 1);
  csl_port clk (output, 1);
```

```
csl port dataa (output, 32);
   csl port datab (output, 32);
   csl port done (input, 1);
   csl port n (output, 8);
   csl port readra (input, 32);
   csl port readrb (input, 32);
   csl port reset (output, 1);
   csl port result (input, 32);
   csl port start (output, 1);
   csl port writerc (input, 32);
  nios cii ifc () {}
};
csl interface nios int ifc {
   csl port irq i to the interrupt 0(input);
   csl port irq i to the interrupt 1(input);
   csl port irq i to the interrupt 2(input);
  csl port irq i to the interrupt 3(input);
  nios int ifc () { }
};
// units, interfaces instantiated in the units and the connections
between the interfaces generated with the script
csl_unit pie aud nq1 {
  fabric ifc fab add; // from ifc
 fabric ifc fab drop; // to ifc
 pie aud ng1 () {
   fab drop.reverse(); // this is an endpoint so reverse the interface
};
csl unit pie ex dq1 {
  fabric ifc fab add; // from ifc
 fabric ifc fab drop; // to ifc
 pie ex dq1 () {
   fab drop.reverse(); // this is an endpoint so reverse the interface
  }
};
```

10/31/09

16

17

```
csl unit pie aud dq1 {
  fabric ifc fab add; // from ifc
 fabric ifc fab drop; // to ifc
 pie aud dq1 () {
   fab drop.reverse(); // this is an endpoint so reverse the interface
 }
};
csl_unit inst tcm {
 inst tcm () {
 }
};
csl unit doorbell {
 vrr ifc vrr; // from ifc
 dw ifc dw; // to ifc
 doorbell () {
   dw.reverse(); // this is an endpoint so reverse the interface
 }
};
csl unit fabric drop {
 dw ifc db dw; // from ifc
 dw ifc dreg dw; // from ifc
 adw ifc maclu adw; // from ifc
 adw ifc qm adw; // from ifc
 adwr ifc adwr; // from ifc
 fabric drop () {
  }
};
csl unit fabric interface {
 fabric interface () {
 }
};
csl_unit pie_eth_nq01 {
  fabric ifc fab add; // from ifc
  fabric ifc fab drop; // to ifc
 pie eth nq01 () {
```

10/31/09

Confidential Copyright © 2008 Fastpath Logic, Inc. Copying in any form

```
fab drop.reverse(); // this is an endpoint so reverse the interface
 }
};
csl unit qm {
 adw ifc dw; // to ifc
 qm () {
   dw.reverse(); // this is an endpoint so reverse the interface
 }
};
csl unit fabric add {
 fabric add () {
};
csl_unit put dma {
 cdrv ifc cdrv; // from ifc
 sb ifc sb; // to ifc
 put dma () {
   sb.reverse(); // this is an endpoint so reverse the interface
};
csl unit sram0 {
  fabric ifc fab add; // from ifc
 fabric ifc fab drop; // to ifc
 sram0 () {
   fab drop.reverse(); // this is an endpoint so reverse the interface
};
csl_unit pie eth dq1 {
  fabric ifc fab add; // from ifc
  fabric ifc fab drop; // to ifc
  fabric dma fabric dma0 ;
 put_dma put_dma0 ;
  fabric dma fabric dma1 ;
  fabric interface fabric interface ;
  fabric drop fabric drop ;
```

```
qm qm ;
 nios nios ;
  arb arb ;
 maclu maclu ;
  inst tcm inst tcm ;
  cil cil ;
  doorbell doorbell ;
 reg reg ;
  data tcm data tcm ;
 put_dma put_dma1 ;
 fabric add fabric add ;
 pie eth dq1 () {
   fab drop.reverse(); // this is an endpoint so reverse the interface
};
csl_unit ipc {
  fabric ifc fab add; // from ifc
 fabric ifc fab drop; // to ifc
 ipc () {
   fab drop.reverse(); // this is an endpoint so reverse the interface
};
csl unit nios {
 nios () {
 }
};
csl_unit pie ex nq1 {
  fabric ifc fab add; // from ifc
 fabric ifc fab drop; // to ifc
 pie ex nq1 () {
   fab drop.reverse(); // this is an endpoint so reverse the interface
  }
};
csl_unit pie eth nq11 {
  fabric ifc fab add; // from ifc
  fabric ifc fab drop; // to ifc
```

```
pie eth nq11 () {
   fab drop.reverse(); // this is an endpoint so reverse the interface
  }
};
csl unit cil {
  sb ifc sb; // from ifc
 sb ifc sbfd; // from ifc
 malt ifc malt; // to ifc
 vrr ifc vrr; // to ifc
 cdrv ifc cdrv; // to ifc
 cil () {
   malt.reverse(); // this is an endpoint so reverse the interface
   vrr.reverse(); // this is an endpoint so reverse the interface
   cdrv.reverse(); // this is an endpoint so reverse the interface
 }
};
csl unit fabric dma {
 sb ifc sbfd; // to ifc
 fabric dma () {
    sbfd.reverse(); // this is an endpoint so reverse the interface
 }
};
csl unit reg {
 dw ifc dw; // to ifc
 reg () {
   dw.reverse(); // this is an endpoint so reverse the interface
  }
};
csl unit arb {
 adwr ifc adwr; // to ifc
 arb () {
   adwr.reverse(); // this is an endpoint so reverse the interface
  }
};
```

21

```
csl unit maclu {
 malt ifc malt; // from ifc
 adw ifc adw; // to ifc
 maclu () {
   adw.reverse(); // this is an endpoint so reverse the interface
 }
};
csl unit data tcm {
 data tcm () {
 }
};
csl unit proc ring {
 pie eth nq11 pie eth_nq11 ;
 pie eth nq01 pie eth nq01 ;
 pie ex nql pie ex nql ;
 pie aud dql pie aud dql ;
 ipc ipc ;
 pie ex dq1 pie_ex_dq1 ;
 sram0 sram0 ;
 pie aud nql pie aud nql ;
 pie eth dql pie eth dql ;
 proc ring () {
   pie eth dq1.fab add.connect by name(pie eth nq01.fab drop
,rn1 rn2);
    pie eth nq01.fab add.connect by name(pie eth nq11.fab drop
,rn2 rn3);
   pie eth nq11.fab add.connect by name(pie aud nq1.fab drop
,rn3 rn4);
   pie aud nq1.fab add.connect by name(pie aud dq1.fab drop
,rn4 rn5);
   pie aud dq1.fab add.connect by name(ipc.fab drop ,rn5 rn6);
    ipc.fab add.connect by name(pie ex ng1.fab drop ,rn6 rn7);
    pie ex nq1.fab add.connect by name(pie ex dq1.fab drop ,rn7 rn8);
    pie ex dq1.fab add.connect by name(sram0.fab drop ,rn8 rn9);
    sram0.fab add.connect by name(pie eth dq1.fab drop ,rn9 rn1);
   pie eth dq1.cil.sb.connect by name(pie eth dq1.put dma0.sb
,cil pdma0);
```

10/31/09

Confidential Convigent © 2008, Eastmath Logic, Inc. Conving in any form

```
pie eth dq1.cil.sb.connect by name(pie eth dq1.put dma1.sb
,cil pdma1);
    pie eth dq1.maclu.malt.connect by name(pie eth dq1.cil.malt
, maclu cil);
    pie eth dq1.doorbell.vrr.connect by name(pie eth dq1.cil.vrr
,db cil);
    pie eth dq1.put dma0.cdrv.connect by name(pie eth dq1.cil.cdrv
,pdma0 cil);
    pie eth dql.put dmal.cdrv.connect by name(pie eth dql.cil.cdrv
,pdma1 cil);
    pie_eth_dq1.cil.sbfd.connect by name(pie eth dq1.fabric dma0.sbfd
,cil fdma0);
    pie eth dq1.cil.sbfd.connect by name(pie eth dq1.fabric dma1.sbfd
,cil fdma1);
    pie eth dq1.fabric drop.db dw.connect by name(pie eth dq1.door-
bell.dw ,fd db);
   pie eth dq1.fabric drop.dreg dw.connect by name(pie eth dq1.reg.dw
,fd reg);
pie eth dq1.fabric drop.maclu adw.connect by name(pie eth dq1.maclu.ad
w ,fd maclu);
    pie eth dql.fabric drop.qm adw.connect by name(pie eth dql.qm.dw
,fd qm);
    pie eth dq1.fabric drop.adwr.connect by name(pie eth dq1.arb.adwr
,fd_arb);
};
```

DESCRIPTION:

A connection between 2 scopes. The complete path is given relative to the scope where the connect command is called. The connection is made between connectivity elements with the same name from the two scopes.

scope = identifier(.identifier)*

Last identifier in the scope sequence is a scope (unit/reg/rf/fifo/memory instance).

The f2a_prefix is applied only to the top connectivity elements used in the connection between the two scopes. For example, if there is an interface within an interface only the top interface will be prefixed.

The optional parameter is also explained on *F2A prefix*.

TABLE 1.4 Possible connections for *connect units()* method

	unit	memory	fifo	register	register file
unit	L	L	L	L	L
memory	L	L	L	L	L
fifo	L	L	L	L	L
register	L	L	L	L	L
register file	L	L	L	L	L

Where: L -legal;

EXAMPLE:

In the example there is a connection between c0 and c0.b0.a0 using the *connect_units()* method. The interfaces from the 2 units have the same name, ifc0, and this way the connection is made between them.

CSL CODE

```
csl_interface ifc {
   csl_port x(input);
   csl_port y(output);
   ifc () {}
};

csl_unit a {
   ifc ifc0;
   a () {}
};

csl_unit b {
   a a0;
   a a1;
   b () {}
```

```
};
   csl_unit c {
     b b0;
     ifc ifc0;
     c () {}
   };
   csl unit d {
     c c0;
     d () {
       c0.connect units(c0.b0.a0);
     }
   };
VERILOG CODE
   module a (ifc0 x,
             ifc0 y);
     input ifc0 x;
     output ifc0 y;
   endmodule
   module b(ifc0 x,
             ifc0 y);
     input ifc0 x;
     output ifc0 y;
     a a0(.ifc0 x(ifc0 x),
           .ifc0 y(ifc0 y));
     a a1();
   endmodule
   module c(ifc0 x,
             ifc0 y);
     input ifc0_x;
     output ifc0 y;
     b b0(.ifc0 x(ifc0 x),
           .ifc0 y(ifc0 y));
    endmodule
   module d();
     c c0();
   endmodule
```

DESCRIPTION:

The method creates a connection between two endpoints. The hid is the path to the first endpoint relative to where the command is called. The second endpoint is given as a path pattern (Not the full path, but only a part of the path that has to be matched in the hierarchy).

hid = path to connectivity object; hid_pattern = path pattern to connectivity object; ps =part select; The optional parameter is explained on **F2A option**.

TABLE 1.5 Possible connections for *connect by pattern()* method

	port	signal	interface	signal	expression*
				group	
port	L	L	I	I	I
signal	L	I	I	I	I
interface	I	I	L	L	I
signal	I	I	L	I	I
group					
expression*	I	I	Ι	I	I


expression = concatenation, replication, operators expression L = legal I = illegal

EXAMPLE:

The example below connects first ifc1 and ifc0 interfaces, from both b0 and b1 unit instances and then ifc2 and ifc0, from c0.b0, c0.b1, c1.b0 and c1.b1.

10/31/09 25

FIGURE 1.3



CSL CODE

```
csl interface ifc {
   csl_port p_x(input);
   csl port p y(input);
   ifc () {}
};
csl unit a {
  ifc ifc0;
  a () {}
};
csl_unit b {
  a a0;
  b () {}
};
csl_unit c {
 b b0;
 b b1;
 ifc ifc1;
  c () {
// 2 matches : b0.a0.ifc0 and b1.a0.ifc0
    ifc1.connect by pattern(a0.ifc0);
```

} ;

```
VERILOG CODE
   module a(ifc0_p_x,
             ifc0 p y);
     input ifc0 p x;
     output ifc0 p y;
   endmodule
   module b(ifc1 p x,
             ifc1 p y);
     input ifc1 p x;
     output ifc1 p y;
     a a0(.ifc0 p x(ifc1 p x),
           .ifc0 p y(ifc1 p y));
     endmodule
   module c(ifc1 p x,
             ifc1 p y);
     input ifc1 p x;
     output ifc1 p y;
     b b0(.ifc1 p x(ifc1 p x),
          .ifc1 p y(ifc1 p y));
     b b1(.ifc1 p x(ifc1 p x),
          .ifc1 p y(ifc1 p y));
   endmodule
```

EXAMPLE:

This example show the connections between clock ports, using connect_by_pattern() method.

CSL CODE:

```
csl_unit u_low{
  csl_port p11(input);
  csl_port p12(output);
  csl_port p_clk(input); //clock port
  u_low(){}
};

csl_unit u1{
  csl_port p21(input);
  csl_port p22(output);
  u_low u_i1(.p11(p21),.p12(p22)); //instance of the low level unit
u1(){}
};
```

10/31/09 Confidential Copyright © 2008 Fastpath Logic, Inc. Copying in any form

```
csl unit u2{
     csl port p31(input);
     csl port p32 (output);
                               //clock port for u2;
     csl port p clk(input);
     u1 u1 i1(.p21(p31),.p22(p32)); //instances of unit u1;
     u1 u1 i2(.p21(p31),.p22(p32));
     u1 u1 i3(.p21(p31),.p22(p32));
     u2(){}
   };
   csl unit u top{
     csl_signal s clk;
                         //clock signal
     csl port pt1(input);
     csl port pt2 (output);
     u2 u2i(.p31(pt1),.p32(pt2)); //instance of unit u2;
       s clk.connect by pattern(p clk); //connect clock signal with clock
   ports with name p clk;
     }
   };
VERILOG CODE:
   module u low(p11,
                p12,
                p clk);
     input p11;
     input p clk;
     output p12;
     `include "u low.logic.v"
   endmodule
   module u1(p21,
             p22,
             ar p clk s clk);
     input p21;
     input [1 - 1:0] ar p clk s clk; //port created by auto router
     output p22;
     u low u i1(.p11(p21),
                .p12(p22),
                .p clk(ar p clk s clk));
     `include "u1.logic.v"
   endmodule
   module u2(p31,
```

Confidential Copyright © 2008 Fastpath Logic, Inc. Copying in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

```
p32,
          p clk,
          ar p clk s clk);
  input p31;
  input p clk;
  input [1 - 1:0] ar p clk s clk; //port created by auto router
  output p32;
  u1 u1 i1(.ar p clk_s_clk(ar_p_clk_s_clk),
           .p21(p31),
           .p22(p32));
  ul ul i2(.ar p clk s clk(ar p clk s clk),
           .p21(p31),
           .p22(p32));
  ul ul i3(.ar p clk s clk(ar p clk s clk),
           .p21(p31),
           .p22(p32));
  `include "u2.logic.v"
endmodule
module u top(pt1,
             pt2);
  input pt1;
  output pt2;
  wire s clk;
  u2 u2i(.ar p_clk_s_clk(s_clk),
         .p31(pt1),
         .p32(pt2),
         .p clk(s clk));
  `include "u top.logic.v"
endmodule
```

NOTE:

F2A option

Connections are made through formal to actual connection pairs. The autorouter infers automatically the actual part of a connection unless the user specifies it with the f2a option. f2a_name is the name that will be used to create intermmediate ports/interfaces/signals/signal groups according to the types of connection endpoints involved.

F2A prefix

When specified it will prefix only to the top connectivity elements with the f2a prefix.

EXAMPLE:

This is an example the optional parameter *f2a_name* is used.

```
CSL CODE
   csl interface ifc {
     csl port x(input);
     csl_port y(output);
     ifc () {}
   };
   csl unit a {
    ifc ifc0;
     a () {}
   };
   csl_unit b {
     a a0;
     b () {}
   };
   csl_unit c {
    b b0;
     c () {}
   };
   csl_unit d {
     c c0;
     ifc ifc1;
     d () {
   // the generated ports will be p a x, p a y
       ifc1.connect by name(c0.b0.a0.ifc0,p a);
   };
VERILOG CODE
   module a(ifc0_x,
            ifc0 y);
     input ifc0 x;
     output ifc0 y;
   endmodule
   module b(p a x,
            p_a_y);
```

```
input p a x;
  output p a y;
  a a0(.ifc0 x(p a x),
       .ifc0 y(p a y));
endmodule
module c(p_a_x,
         p_a_y);
  input p a x;
  output p a y;
  b b0(.p_a_x(p_a_x),
       .p_a_y(p_a_y));
 endmodule
module d(ifc1 x,
         ifc1 y);
  input ifc1 x;
  output ifc1 y;
  c c0(.p_a_x(ifc1_x),
       .p a y(ifc1 y));
endmodule
```

EXAMPLE:

In this example is used the optional parameter f2a prefix.

CSL CODE

```
csl_interface ifc {
   csl_port x(input);
   csl_port y(output);
   ifc () {}
};

csl_unit a {
   ifc ifc0;
   a () {}
};

csl_unit b {
   a a0;
   b () {}
};
```

```
csl_unit c {
     b b0;
     ifc ifc0;
     c () {}
   };
   csl unit d {
     c c0;
     d () {
   // connects the two ifc0 interfaces and adds "prefix" to the ports
       c0.connect units(c0.b0.a0, "prefix");
     }
   };
VERILOG CODE
   module a (ifc0 x,
             ifc0 y);
     input ifc0 x;
     output ifc0 y;
   endmodule
   module b();
     a a0();
   endmodule
   module c(ifc0 x,
             ifc0 y);
     input ifc0 x;
     output ifc0 y;
     b b0();
   endmodule
   module d();
     c c0();
    endmodule
```