
Building SOC's Efficiently

Derek Pappas

FastpathLogic

How do you build and verify SOC's efficiently?



Fastpath Logic, Inc. confidential ©2010

The Challenge

 Reduce the time to build complex SOC's

Data formats

	RDL	Atrenta	IP XACT	Bluespec	FPL
Single spec					
GUI					
All Infrastructure					
Verilog/VHDLSysC					

Outline

Interconnect not SystemC and RTL built automatically NO! NO! simulators in both C and ATL LOOK have infrastructure OVER HERE! mismatches Difficult to maintain Testbenches Synchronization between C and RTL n_{ot} b_{uilt} automatically SOC design tool flow is fragmented/not Creating custom fully automated on chip buses time consuming Adding custom instructions to \ processors has Registers do not "talk" to the issues interconnect SOC design tool flow is fragmented/not fully automated

How do you reduce the SOC verification and design time

 Find the places that engineers spend time fixing problems and automate those processes

Use a single specification to generate equivalent software and hardware infrastructure code

- Reduce time to working code-not just coded
- Ensure that the software and hardware are "speaking the same language"
- Make changes rapidly in the same project and future proliferation projects

Hand tools or ...




Fastpath Logic, Inc. confidential ©2010

Power tools



Design management hub



Need to build equivalent models automatically

- Algorithmic C/C++ models
- Behavioral SystemC models
- RTL implmentations

Compare the different models

- In order to compare the different models infrastructure components need to be the same in all models
 - Interconnect-interfaces
 - Address map/registers-fields/enums/register files/memories
 - instruction set architecture-formats, fields,


Generate the interconnect automatically

- Specify the following:
 - design hierarchy
 - connection library
 - connections using endpoints
 - auto router creates intermediate connections


SoC's have many networks

- On chip buses-Amba, OCP, custom (token ring, tree, ...)
- Out of band-control, query, status, performance
- Testability-JTAG talking to MBIST, I/O loopback, self test,...
- Memory controller/client

Generation of shared interfaces: unit to unit unit to vector vector to unit



As a result "connected" components have the same interfaces




SOC's and software use common addressing

- Generate the address map software and hardware code automatically
 - address maps
 - address decoders
 - registers
 - fields
 - enums

The address maps are used in many places in a system.

This is complicated.



SOC's and software use common addressing

- problem wrt to productizing network IP due to the addressing issues.
- Asking engineers to write new software for each device is time consuming and needs to be automated.
- This is a problem with any network IP product.

The address maps are used in many places on a chip.

This is very complicated.



Should the memory map generation process be automated?

- Specify the following:
 - Instruction set architecture
 - pipelines
 - logic units in processor

Generate the assembler and processor automatically

- Specify the following:
 - Instruction set architecture
 - pipelines
 - logic units in processor

Process to build

