CHAPTER 1 CSL Verification Components

All rights reserved
Copyright ©2006-2009 Fastpath Logic, Inc.
Copying in any form without the expressed written
permission of Fastpath Logic, Inc is prohibited

TABLE 1.1 Chapter Overview

- 1.1 CSL Verification Components Syntax and Command Summary
- 1.2 CSL Verification Components Commands

1.1 CSL Verification Components Syntax and Command Summary

1.1.1 Verification components classes

Verification components provide stimulus and extected results which are used by testbenches to verifiy the design under test(DUT). The verification components provide test data (stimulus vectors), compare the DUT's state at a certain time (state data) or check the data output from the DUT(expected vectors). Verification components are declared as classes and a vc scope holders. There are two main types of classes for verification components: CSL Vector and CSL State Data.

1.1.1.1 CSL Verification Components mandatory commands

```
set unit name (unit name);
```

1.1.1.2 CSL Vector class

A vector is a collection of signal values captured either on a clock edge from a set of selected ports or interfaces (port containers). The actual values contained by verification components vectors are generated automatically by the C++ simulator (Csim or systemC simulator). The CSL specification is used to specify the vector's port members and to integrate with the testbench (establish connections with the proper ports and signal generators and compare units).

1.1.1.2.1 CSL Vector class declaration

A CSL Vector can only be declared in the global scope just like any other CSL class. The CSL vector class is declared as in the below example:

```
csl_vector vector_class_name {
   //no objects may be instantiated in a CSL vector
   vector_class_name() {
      (vector methods calls)+
   }
};
```

Note for example above: **bold** text represents language reserved syntax, *italics* are user defined variables.

In the vector class' scope there aren't any objects to be specifically declared or instantiated as

shown in the table below.

TABLE 1.2 Rules for instantiating objects in the vector's scope


CSL class	Is instantiated in CSL Vector scope
CSL Unit	-
CSL Testbench	-
CSL Vector	-
CSL State Data	-
CSL Register	-
CSL Register File	-
CSL Fifo	-
CSL Memory Map	-
CSL Memory Map Page	-
CSL Isa Element	-
CSL Isa Field	-
CSL Field	-

However, objects are added to the vector class scope in a "non-standard" way by calling the set_unit_name(), include_only() and exclusion_list() methods. The vector methods calls (commands) are made inside the vector's constructor.

1.1.1.2.2 SystemC vectors generator

Stimulus and expected vectors used by testbench are generated by SystemC. For each unit instance is generated a set of stim and exp vectors.

FIGURE 1.1 Vectors writing flow



1.1.1.2.3 CSL Vector specific commands

The following commands are specific only to CSL Vector classes and are mandatory:

CSL Vector mandatory commands

```
set direction (direction);
```

The following methods can be called on a vector class to include or exclude the ports in a vector. That is, if a vector is set to be of type stimulus (input), it will be connected to all the input ports of a unit (a DUT in the testbench) except the clock and reset ports; if the vector instance is of type expected (output) it will be connected to all the output ports of the DUT. If the user does not wish to connect all the ports to the vector, or if the user chooses to connect only one sub-interface from the output interface of a DUT to a vector, these methods are used to select the desired connection elements:

CSL Vector optional methods

```
csl_vector::exclusion_list(connection_elements);
csl_vector::include_only(connection_element_list);
```

1.1.1.2.4 CSL Vector usage and rules

Vectors are associated with a CSL unit class. It is the unit that holds the ports or interfaces that will be associated with the vector as described later in this command summary. Vectors are used in test-benches, however vector classes are not instantiated.

The rules for vector usage in other CSL classes are contained in the table below:

TABLE 1.3 Vector usage rules

CSL class	Uses CSL Vector
CSL Unit	-
CSL Testbench	YES*
CSL Vector	-
CSL State Data	-
CSL Register	-
CSL Register File	-
CSL Fifo	-
CSL Memory Map	-
CSL Memory Map Page	-
CSL Isa Element	-

TABLE 1.3 Vector usage rules

CSL class	Uses CSL Vector
CSL Isa Field	-
CSL Field	-

^{*} but not instantiated in testbench.

Unit inputs are called stimulus vectors and unit outputs are called expected vectors.

1.1.1.3 CSL Verification components common methods

The following methods apply to both CSL Vector and State Data classes.

Common Verification Components commands

```
set_vc_header_comment(string);
//stimulus vector file example generate by SystemC
set_radix(bin|hex);
set_vc_clock(clock_signal);
set_vc_reset(reset_signal [,assertion_level]);
set_vc_stall(signal);
set_vc_valid_output_transaction(signal_expression);
set_vc_compare_trigger(signal_object | clock_signal);
set_vc_start_generation_trigger(signal);
set_vc_start_generation_trigger(signal);
set_vc_end_generation_trigger(signal);
set_vc_capture_edge_type(rise|fall);
set_vc_max_number_of_mismatches(numeric_expression);
set_vc_max_cycles(numeric_expression);
set_vc_output_filename(filename); //on development
add_logic(inject_stalls | inject_bubbles); //on development
```

1.2 CSL Verification Components Commands

6

7

```
set_unit_name(unit_name);
DESCRIPTION:
```

Associates the vector class with a CSL unit. This command is mandatory since it the associated unit that will determine the vector's structure. The vector has "access" to the ports inside the associated unit.

[CSL Verification Components Syntax and Command Summary]

EXAMPLE:

Creates a testbench named *tb* which has an instance of unit named *DUT*. The vectors *stim_vec* and *exp_vec* vectors are associated with the unit DUT.

```
CSL CODE
   csl unit DUT{
      csl port stim in a0 (input);
      csl port stim in al (input);
      csl_port exp out a0 (output);
      csl port exp out al (output);
      csl port clk(input);
      DUT(){
     clk.set attr(clock);
      }
   };
   csl_vector stim vec{
      stim vec() {
         set unit name (DUT);
         set direction (input);
      }
   };
   csl_vector exp vec{
      exp vec(){
         set unit name (DUT);
         set direction (output);
      }
   };
   csl testbench tb{
     csl signal clk(req); //clock signal must be register type
     DUT dut;
     tb(){
       clk.set attr(clock);
       add logic(clock, clk, 10, ns);
     }
   };
```

8/22/10

Confidential Converget: © 2006-2009, Eastbath Logic, Inc. Conving in any form

VERILOG CODE

```
//DUT module
   module DUT(stim in a0,
               stim in a1,
               exp out a0,
               exp_out a1,
               clk);
     input stim in a0;
     input stim in al;
     input clk;
     output exp out a0;
     output exp out a1;
      `include "DUT.logic.v"
   endmodule
// Stimulus and expected vectors module
   module stim expect mem_template(clock,
                                     reset ,
                                     rd en,
                                     vector out,
                                     valid,
                                     version err,
                                     id err);
     parameter MEM WIDTH = 0;
     parameter ADDR WIDTH = 0;
     parameter VECTOR ID = 0;
     parameter VECTOR VERSION = 0;
     parameter VECTOR NAME = "";
     parameter VECTOR FILE = "";
     parameter VECTOR RADIX = 0;
     parameter MEM DEPTH = ((1 << ADDR WIDTH) - 1'b1);</pre>
     input clock;
     input reset ;
     input rd en;
     output [MEM WIDTH - 1:0] vector out;
     output valid;
     output version err;
     output id err;
     reg [MEM WIDTH - 1:0] memory out;
     reg [MEM_WIDTH - 1:0] stim_expect_memory[0:MEM DEPTH] ;
     reg [ADDR WIDTH - 1:0] rd addr;
```

9

```
reg mem out is id;
 reg mem out is version;
 integer mem addr;
  reg stim expect memory loaded;
  wire mem out is id or version;
 wire mux select;
 wire vector id match;
 wire vector version match;
         mem out is id or version = mem out is id ||
mem out is version;
  assign mux select = ~rd en || mem out is id or version;
  assign vector out = mux select ? {MEM WIDTH {1'b0}} : memory out;
 assign vector id match = (memory out == VECTOR ID) & mem out is id;
  assign vector version match = (memory out == VECTOR VERSION) &
mem out is version;
  assign
         version err = mem out is version & memory out !=
VECTOR VERSION;
  assign id err = mem out is id & memory out != VECTOR ID;
  assign valid = rd en && ~mem out is id or version;
  always @( posedge clock or negedge reset ) begin
    if ( ~reset ) begin
     rd addr <= {ADDR WIDTH {1'b0}};
    end
    else if ( rd en ) begin
        rd addr <= rd addr + 1;
       mem out is id <= rd addr == 0;
       mem out is version <= rd addr == 1;
      end
  end
  always @( posedge clock or negedge reset ) begin
    if (rd en ) begin
     memory out <= stim expect memory[rd addr];</pre>
    end
  end
 initial
begin
    stim expect memory loaded <= 0;
```

```
$display("VECTOR FILE= %s", VECTOR FILE);
       if ( VECTOR RADIX == 0 ) begin
         $readmemb(VECTOR FILE, stim expect memory);
       end
       else begin
         $readmemh(VECTOR FILE, stim expect memory);
       stim expect memory loaded <= 1;
     end
     initial
    begin
       @ stim_expect_memory_loaded
       if ( $test$plusargs("show stim expect memory init state") ) begin
         $display("Initial state of vector file %s ", VECTOR FILE);
                      mem addr = 0; mem addr < MEM DEPTH;</pre>
                                                                  mem addr
         for (
   = mem addr + 1) begin
           display("mem[%d] = %x", mem addr,
   stim expect memory[mem addr]);
         end
       end
     end
     endmodule
// testbench module
   module tb();
     parameter SIM TIMEOUT CNT = 100;
     parameter STIM VEC MEM WIDTH = 2;
     parameter STIM VEC ADDR WIDTH = 0;
     parameter STIM VEC VECTOR ID = 0;
     parameter STIM VEC VECTOR VERSION = 0;
     parameter STIM VEC VECTOR NAME = "stim vec";
     parameter STIM VEC VECTOR FILE = "stim vec output.vec";
     parameter STIM VEC VECTOR RADIX = 0;
     parameter STIM VEC VECTOR MAX ERR = 0;
     parameter EXP VEC MEM WIDTH = 2;
     parameter EXP VEC ADDR WIDTH = 0;
     parameter EXP VEC VECTOR ID = 0;
     parameter EXP VEC VECTOR VERSION = 0;
     parameter EXP VEC VECTOR NAME = "exp vec";
```

```
parameter EXP VEC VECTOR FILE = "exp vec output.vec";
  parameter EXP VEC VECTOR RADIX = 0;
  parameter EXP VEC VECTOR MAX ERR = 0;
  req clk;
  reg testbench reset;
  reg rand valid;
  integer file mcd;
  integer report file mcd;
  integer cycle cnt;
  reg [EXP VEC ADDR WIDTH - 1:0] exp vec dut match count;
  reg [EXP VEC ADDR WIDTH - 1:0] exp vec dut mismatch count;
  reg [EXP VEC ADDR WIDTH - 1:0] exp vec dut transaction count;
  reg exp vec dut mismatch;
  wire expect out valid;
  wire rd en;
  wire version err;
  wire id err;
  wire stop sim = cycle cnt >= SIM TIMEOUT CNT;
 wire dut in stim in a0;
  wire dut in stim in al;
  wire dut out exp out a0;
  wire dut out exp out a0 expect;
 wire dut out exp out al;
  wire dut out exp out al expect;
  wire dut out exp out a0 mismatch en = dut out exp out a0 !=
dut out exp out a0 expect;
  wire dut out exp out al mismatch en = dut out exp out al !=
dut out exp out al expect;
  wire dut out exp out a0 match en = dut out exp out a0 ==
dut_out_exp_out_a0 expect;
  wire dut out exp out a1 match en = dut out exp out a1 ==
dut out exp out al expect;
  assign rd en = rand_valid;
  DUT dut(.clk(clk),
          .exp out a0 (dut out exp out a0),
          .exp out a1(dut out exp out a1),
          .stim in a0(dut in stim in a0),
          .stim in al(dut in stim in al));
  stim expect mem template #(STIM VEC MEM WIDTH,
                           STIM VEC ADDR WIDTH,
                           STIM VEC VECTOR ID,
```

```
STIM VEC VECTOR VERSION,
                           STIM VEC VECTOR NAME,
                           STIM VEC VECTOR FILE,
                           STIM VEC VECTOR RADIX)
                           stim vec dut(.clock(clk),
                                         .id err(id err),
                                         .rd en(rd en),
                                         .reset (testbench reset),
                                         .valid(expect out valid),
.vector out({dut in stim in a0, dut in stim in a1}),
                                         .version err(version err));
  stim expect_mem_template #(EXP_VEC_MEM_WIDTH,
                           EXP VEC ADDR WIDTH,
                           EXP VEC VECTOR ID,
                           EXP VEC VECTOR VERSION,
                           EXP VEC VECTOR NAME,
                           EXP VEC VECTOR FILE,
                           EXP VEC VECTOR RADIX)
                           exp vec dut(.clock(clk),
                                        .id err(id err),
                                        .rd en(rd en),
                                        .reset (testbench reset),
                                        .valid(expect out valid),
.vector out({dut out exp out a0 expect,dut out exp out a1 expect}),
                                        .version err(version err));
  always @( posedge clk or negedge testbench reset ) begin
    if ( ~testbench reset ) begin
      cycle cnt <= 0;
    end
    else begin
     cycle cnt <= cycle cnt + 1;
   end
  end
 initial
begin
   $system("time stamp: +20%y %m %d");
```

```
clk = 0;
   rand valid = 1;
   testbench reset = 1;
    #10 testbench reset = 0;
    #20 testbench reset = 1;
   file mcd = $fopen("vectors.txt");
    if (file mcd == 0) begin
     $display("Error opening vectors.txt file");
     $finish;
   end
    $display(file mcd, "Dut outputs vs expected vectors:\n");
    report file mcd = $fopen("report.txt");
    $dumpfile("wavesDefaultOutputFile dump");
    $dumpvars(0, tb);
    $dumpon;
   exp vec dut match count = 0;
   exp vec dut mismatch count = 0;
   exp vec dut transaction count = 0;
always @( posedge clk ) begin
   $fdisplay(file mcd, "dut name: %s", "dut", " expect vector name:
%s", "exp vec dut", "\n");
    $fdisplay(file mcd, "dut output: %b", dut out exp out a0,
"expected output: %b", dut out exp out a0 expect);
    $fdisplay(file mcd, "dut output: %b", dut out exp out a1,
"expected output: %b", dut out exp out al expect);
 end
 always @ ( posedge clk ) begin
   if (stop sim ) begin
      $fdisplay(report file mcd, "Status for expect vector %s",
"exp vec dut", "associated to dut %s", "dut", ":\n");
      $fdisplay(report file mcd, "Total number of comparisons: %b",
exp vec dut transaction count, " out of which, passed: %b",
exp vec dut match count, "\nOverall: %s",
exp vec dut mismatch count?"failed":"passed");
   end
 end
 always #10 clk = \simclk;
```

```
always @ ( posedge clk or negedge testbench reset ) begin
    if ( ~testbench reset ) begin
      exp vec dut mismatch count = {EXP VEC ADDR WIDTH {1'b0}};
    end
    else begin
      if (dut out exp out a0 mismatch en ) begin
       exp vec dut transaction count = exp vec dut transaction count +
1'b1;
        exp vec dut mismatch count = exp vec dut mismatch count + 1'b1;
        $display("mismatch detected: dut %s shows value %b; evepect
vector %s shows value %b\n ", "dut", dut out exp out a0,
"exp vec dut", dut out exp out a0 expect);
      end
      if ( dut out exp out al mismatch en ) begin
       exp vec dut transaction count = exp vec dut transaction count +
1'b1;
        exp vec dut mismatch count = exp vec dut mismatch count + 1'b1;
        $display("mismatch detected: dut %s shows value %b; evepect
vector %s shows value %b\n ", "dut", dut out exp out a1,
"exp vec dut", dut out exp out al expect);
      end
     if ( exp vec dut mismatch count > EXP VEC VECTOR MAX ERR ) begin
        $display("Maximum number or errors allowed for vector %s has
been reached", "exp vec dut");
      end
    end
  end
  always @ ( posedge clk or negedge testbench reset ) begin
    if ( ~testbench reset ) begin
      exp vec dut match count = {EXP VEC ADDR WIDTH {1'b0}};
    end
    else begin
      if ( dut out exp out a0 match en ) begin
       exp vec dut transaction count = exp vec dut transaction count +
1'b1;
        exp vec dut match count = exp vec dut match count + 1'b1;
       $display("match detected: dut %s shows value %b; evepect vector
%s shows value %b\n ", "dut", dut out exp out a0, "exp vec dut",
dut out exp out a0 expect);
      end
      if ( dut out exp out a1 match en ) begin
14
                                                               8/22/10
```

Confidential Copyright © 2006-2009 Fastpath Logic, Inc. Copyring in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

```
exp_vec_dut_transaction_count = exp_vec_dut_transaction_count +
1'b1;

        exp_vec_dut_match_count = exp_vec_dut_match_count + 1'b1;
        $display("match detected: dut %s shows value %b; evepect vector
%s shows value %b\n ", "dut", dut_out_exp_out_a1, "exp_vec_dut",
dut_out_exp_out_a1_expect);
    end
    end
end
end
endmodule
```

8/22/10 15

```
set_direction(direction);
DESCRIPTION:
```

This mandatory command sets the type of the vector to either stimulus or expected according to the direction parameter; thus, if the direction is set to input, the vector will be of type stimulus and if the direction is set as output, the type will be expected. It is used together with set_unit_name (unit_name) command, which associates the vector with a CSL unit. Once the vector is associated with a unit, the type (direction) determines the kind (direction) of ports that the vector will contain.

TABLE 1.4 Vector type according to direction parameter

vector direction	vector type
input	stimulus
output	expected

[CSL Verification Components Syntax and Command Summary]

EXAMPLE:

Creates two vectors stim_vec which is an input vector and exp_vec which is an output vector.

CSL CODE

```
csl_unit DUT{
   csl port stim in a0 ( input );
   csl port stim in al (input);
   csl port exp out a0 ( output );
   csl_port exp out a1 ( output );
   csl port clk(input);
   DUT(){
   clk.set attr(clock);
}
};
csl vector stim vec{
   stim vec(){
      set unit name ( DUT);
      set direction ( input );
   }
};
csl_vector exp vec{
   exp vec() {
      set unit name ( DUT );
      set direction ( output );
   }
};
csl testbench tb{
csl signal clk(reg);
```

```
DUT dut;
     tb() {
     clk.set_attr(clock);
     add_logic(clock,clk,10,ns);
}
```

VERILOG CODE

Section of verilog code which shows the *set_direction()* generated code.

```
DUT dut(.clk(clk),
          .exp out_a0(dut_out_exp_out_a0),
          .exp out a1(dut out exp out a1),
          .stim in a0(dut in stim in a0),
          .stim in al(dut in stim in al));
  stim expect mem template #(STIM VEC MEM WIDTH,
                            STIM VEC ADDR WIDTH,
                            STIM VEC VECTOR ID,
                            STIM VEC VECTOR VERSION,
                            STIM VEC VECTOR NAME,
                            STIM VEC VECTOR FILE,
                            STIM VEC VECTOR RADIX)
                            stim vec dut(.clock(clk),
                                         .id err(id err),
                                         .rd en(rd en),
                                         .reset (testbench reset),
                                         .valid(expect out valid),
.vector out({dut in stim in a0, dut in stim in a1}),
                                         .version err(version err));
  stim expect mem template #(EXP VEC MEM WIDTH,
                           EXP VEC ADDR WIDTH,
                            EXP VEC VECTOR ID,
                            EXP VEC VECTOR VERSION,
                            EXP VEC VECTOR NAME,
                            EXP VEC VECTOR FILE,
                            EXP VEC VECTOR RADIX)
                            exp vec dut(.clock(clk),
                                        .id err(id err),
                                        .rd en(rd en),
                                        .reset_(testbench_reset),
```

Fastpath Logic

```
csl_vector::exclusion_list(connection_elements);
DESCRIPTION:
```

This optional command is used to exclude ports in the unit from the vector.

NOTE: the clock and reset input ports are automatically excluded from the vector if they have the CSL type clock and reset respectively. This command can be used to select the ports that will not be connected by the vector.

[CSL Verification Components Syntax and Command Summary]

EXAMPLE:

In this example the stim in a1 port is excluded from stim vec a vector.

CSL CODE

```
csl unit DUT a{
   csl port stim in a0 (input);
   csl port stim in al (input);
   csl_port exp out a0 ( output );
   csl port exp out a1 ( output );
  csl port clk(input);
  DUT a(){
  clk.set attr(clock); //will exclude clk from input vector
}
};
csl vector stim vec a{
   stim vec a(){
      set_unit_name ( DUT a );
      set direction ( input );
     exclusion list ( stim in al );
   }
};
//creates a cycle accurate vector
csl vector exp vec a{
   exp vec a() {
      set unit name ( DUT a );
      set direction ( output );
};
csl testbench tb{
csl signal clk(reg);
DUT a dut;
    tb(){
clk.set attr(clock);
add logic(clock, clk, 10, ns);
}
```

```
};
```

VERILOG CODE

Section of verilog code which shows the effect of method. tb testbench.v file

```
parameter STIM VEC A MEM WIDTH = 1;
parameter EXP VEC A MEM WIDTH = 2;
DUT a dut(.clk(clk),
            .exp out a0(dut out exp out a0),
            .exp out a1(dut out exp out a1),
            .stim in a0(dut in stim in a0));
 stim expect_mem_template #(.ADDR_WIDTH(STIM_VEC_A_ADDR_WIDTH),
                           .MEM WIDTH (STIM VEC A MEM WIDTH),
                           .VECTOR FILE (STIM VEC A VECTOR FILE),
                           .VECTOR ID(STIM VEC A VECTOR ID),
                           .VECTOR NAME (STIM VEC A VECTOR NAME),
                           .VECTOR RADIX(STIM VEC A VECTOR RADIX),
                           .VECTOR VERSION(STIM VEC A VECTOR VERSION))
                           stim vec a dut(.clock(clk),
                                           .id err(id err),
                                           .rd en(rd en),
                                           .reset (testbench reset),
                                           .valid(expect out valid),
                                        .vector out(dut in stim in a0),
                                           .version err(version err));
 stim expect mem template #(.ADDR WIDTH(EXP VEC A ADDR WIDTH),
                           .MEM WIDTH (EXP VEC A MEM WIDTH),
                           .VECTOR FILE (EXP VEC A VECTOR FILE),
                           .VECTOR ID(EXP VEC A VECTOR ID),
                           .VECTOR NAME (EXP VEC A VECTOR NAME),
                           .VECTOR RADIX(EXP VEC A VECTOR RADIX),
                           .VECTOR VERSION(EXP VEC A VECTOR VERSION))
                           exp vec a dut(.clock(clk),
                                          .id err(id err),
                                          .rd en(rd en),
                                          .reset (testbench reset),
                                          .valid(expect out valid),
.vector out({dut out exp out a0 expect,dut out exp out a1 expect}),
                                          .version err(version err));
```

```
csl_vector::include_only(connection_element_list);
DESCRIPTION:
```

Creates a vector with the list of ports in the method argument. Ports must match the direction of the vector type (stimulus/input and expected/output).

[CSL Verification Components Syntax and Command Summary]

EXAMPLE:

In this example is included only exp_out_a0 port in exp_vec_a vector.

CSL CODE

```
csl unit DUT a{
   csl_port stim in a0 ( input );
   csl port stim in a1 ( input );
   csl port exp out a0 ( output );
   csl port exp out a1 ( output );
   csl_port clk(input);
   DUT a() {
  clk.set attr(clock);
}
};
csl_vector stim vec a{
   stim vec a(){
      set_unit_name ( DUT_a );
      set direction ( input );
   }
};
csl_vector exp vec a{
  exp vec a(){
      set unit name ( DUT a );
      set direction ( output );
      include_only ( exp out a0 );
   }
};
csl testbench tb{
csl signal clk(reg);
DUT a dut;
     tb(){
clk.set attr(clock);
add_logic(clock,clk,10,ns);
}
};
```

VERILOG CODE

Section of verilog code which shows the effect of method. tb testbench.v file parameter STIM VEC A MEM WIDTH = 2; parameter EXP VEC A MEM WIDTH = 1; DUT a dut(.clk(clk), .exp out a0(dut out exp out a0), .stim in a0 (dut in stim in a0), .stim in al(dut in stim in al)); stim expect mem template #(.ADDR WIDTH(STIM VEC A ADDR WIDTH), .MEM WIDTH(STIM VEC A MEM WIDTH), .VECTOR FILE (STIM VEC A VECTOR FILE), .VECTOR ID (STIM VEC A VECTOR ID), .VECTOR NAME (STIM VEC A VECTOR NAME), .VECTOR RADIX(STIM VEC A VECTOR RADIX), .VECTOR VERSION(STIM VEC A VECTOR VERSION)) stim vec a dut(.clock(clk), .id err(id err), .rd en(rd en), .reset (testbench reset), .valid(expect out valid), .vector out({dut in stim in a0,dut in stim in a1}), .version err(version err)); stim expect mem template #(.ADDR WIDTH(EXP VEC A ADDR WIDTH), .MEM WIDTH (EXP VEC A MEM WIDTH), .VECTOR FILE(EXP VEC A VECTOR FILE), .VECTOR ID(EXP VEC A VECTOR ID), .VECTOR NAME (EXP VEC A VECTOR NAME), .VECTOR RADIX(EXP VEC A VECTOR RADIX), .VECTOR VERSION(EXP VEC A VECTOR VERSION)) exp vec a dut(.clock(clk), .id err(id err), .rd en(rd en), .reset (testbench reset), .valid(expect out valid), .vector out(dut out exp out a0 expect), .version err(version err));

```
set_vc_header_comment(string);
DESCRIPTION:
```

Adds a comment to the top of the vector/state data file. The comment is ignored by the vector reader in the testbench.

[CSL Verification Components Syntax and Command Summary]

EXAMPLE:

FIGURE 1.2





FIGURE 1.3



CSL CODE:

```
csl unit dut{
  csl port stim in(input), stim v(input), exp d(output),exp v(output);
  csl port clk(input);
  dut(){
  clk.set_attr(clock);
}
};
csl vector stim vec{
  stim vec() {
    set unit name(dut);
    set direction(input);
    set vc header comment("stimvec");
  }
};
csl vector exp vec{
  exp vec() {
   set_unit_name(dut);
   set direction(output);
}
```

```
};
   csl testbench tb{
   csl signal clk(reg);
   dut dut 1(.clk(clk));
   tb(){
    clk.set attr(clock);
     add logic(clock, clk, 100, ps);
   }
   };
VERILOG CODE
   //stimulus vector file example generate by SystemC
   stim vec <dut instance name> file content
   // $var wire 1 in4 in [0:0] $end
   // $var wire 1 in3 in [0:0] $end
   // $var wire 4 in2 in [3:0] $end
   // $var wire 4 in1 in [3:0] $end
   // VEC ID: 2
   // VEC VERSION: 4
   1 1 1111 1111
   0 1 0000 1111
   1 0 1010 0101
   0 0 0001 0010
   //expected vector file example generated by SystemC
   exp vec <dut instance name> file content
   // $var reg 4 out4 out [3:0] $end
   // $var reg 4 out3 out [3:0] $end
   // $var reg 4 out2 out [3:0] $end
   // $var reg 4 out1 out [3:0] $end
   // VEC ID: 2
   // VEC VERSION: 4
   1111 1111 1111 1111
   0001 0001 0001 0001
   0001 0001 0001 0001
   0000 0000 0000 0000
```

```
set_version(numeric_expression);
DESCRIPTION:
```

The version is inserted into the generated vector.


Version numbers are automatically assigned to verification components. This command overrides the version number for the corresponding verification component. The compiler will check for verification component number collisions. This version number will be checked against the one from generated vector/state data (from the C++ Simulator) and if a mismatch is detected the generated version checker will halt the simulation.

[CSL Verification Components Syntax and Command Summary]

EXAMPLE:

Sets version 2 for stim_vec vector.

FIGURE 1.4 The ID is added to the file header



```
CSL CODE:
```

```
csl_unit dut{
    csl_port stim_in(input), stim_v(input), exp_d(output), exp_v(output);
    csl_port clk(input);
    dut() {
        clk.set_attr(clock);
    }
};

csl_vector stim_vec{
        stim_vec() {
            set_unit_name(dut);
            set_direction(input);
            set_version(2);
        }
};
```

```
csl vector exp vec{
     exp vec() {
      set unit name(dut);
      set direction(output);
   }
   };
   csl_testbench tb{
   csl signal clk(reg);
   dut dut 1(.clk(clk));
   tb(){
     clk.set attr(clock);
     add logic(clock, clk, 100, ps); //add a clock generator
   }
   };
VERILOG CODE
Section of verilog code which shows the effect of method.
//vector file content
   // VEC ID: 2
   // VEC VERSION: 4
   1 1 1111 1111
   0 1 0000 1111
   1 0 1010 0101
   0 0 0001 0010
//testbench file content
   module tb();
   // Location of source csl unit: file name = line number = 24
     parameter SIM TIMEOUT CNT = 100;
     parameter STIM MEM WIDTH = 1;
     parameter STIM ADDR WIDTH = 0;
     parameter STIM VECTOR ID = 0;
     parameter STIM VECTOR VERSION = 2;
     parameter STIM VECTOR NAME = "stim";
     parameter STIM VECTOR FILE = "stim output.vec";
     parameter STIM VECTOR RADIX = 0;
     parameter STIM VECTOR MAX ERR = 0;
     parameter EXP MEM WIDTH = 1;
     parameter EXP ADDR WIDTH = 0;
```

26 8/22/10 Confidential Copyright © 2006-2009 Fastpath Logic, Inc. Copying in any form

Fastpath Logic Inc.

Chapter 1

```
parameter EXP_VECTOR_ID = 0;
parameter EXP_VECTOR_VERSION = 0;
parameter EXP_VECTOR_NAME = "exp";
parameter EXP_VECTOR_FILE = "exp_output.vec";
parameter EXP_VECTOR_RADIX = 0;
parameter EXP_VECTOR_MAX_ERR = 0;
```

8/22/10 27

```
set_radix(bin|hex);
```

DESCRIPTION:


This option sets the radix for the vector format in the vector file. The default radix is binary. The vector writer will write out the vector in the radix specified. If the vector radix is binary then the verilog testbench will use the \$readmemb function. If the vector radix is hexadecimal then the testbench will use the \$readmemh function.

[CSL Verification Components Syntax and Command Summary]

EXAMPLE:

Sets hex radix for stimulus vector.

FIGURE 1.5



CSL CODE

```
csl unit dut{
  csl port stim in(input), stim v(input), exp d(output);
  csl port clk(input);
dut(){
 clk.set attr(clock);
 }
};
csl vector stim vec{
  stim vec(){
    set unit name(dut);
    set direction(input);
    set_radix(hex);
  }
};
csl_vector exp_vec{
  exp vec() {
   set unit name(dut);
   set_direction(output);
```

Fastpath Logic Inc.

Chapter 1

```
}
};
csl_testbench tb{
csl_signal clk(reg);
dut dut_1(.clk(clk));
tb(){
   clk.set_attr(clock);
   add_logic(clock,clk,100,ps);
}
};
```

VERILOG CODE

//none

```
set_vc_clock(clock_signal);
DESCRIPTION:
```

Associates a clock with the component. If a clock is already associated with the units input ports then this command is redundant and causes an error.

[CSL Verification Components Syntax and Command Summary]

EXAMPLE:

Associates a clock signal clk_s to stimulus vector stim_vec.

```
CSL CODE
   csl unit dut{
     csl port stim in(input), stim v(input), exp d(output), exp v(out-
   put);
     csl port clk(input);
     dut(){
     clk.set attr(clock);
   }
   };
   csl signal clk s;
   csl_vector stim vec{
     stim vec() {
       set unit name(dut);
       set direction(input);
       set vc clock(clk s);
   }
   };
   csl vector exp vec{
     exp vec(){
      set_unit_name(dut);
      set direction(output);
   }
   };
   csl testbench tb{
   csl signal clk(reg);
   dut dut 1(.clk(clk));
   tb(){
     clk.set_attr(clock);
     add logic(clock, clk, 100, ps);
   }
   };
VERILOG CODE
   //
```

```
set_vc_reset(reset_signal [,assertion_level]);
DESCRIPTION:
```

Adds reset_signal to testbench object. The command set_vc_reset associates a reset signal with the vector. When the testbench global reset signal is active, the valid bit associated with the state data and the vectors is false. Furthermore, the state data and the vectors have their own reset signals, so they can be reset even if the global reset signal is inactive. The assertion_level for reset defaults to low true. The assertion_level can be optionally set to high true.

This command specifies the signal that controls when to set the vector valid bit to true. This command tells the vector generator to start writing valid vectors after reset. The typical signal to use is reset which is the default start vector control signal. Many designs generate garbage prior to reset and generating valid vectors prior to reset is useless for comparison purposes.

Reset_signal has to be connected to one of the testbench signals. It is illegal to connect the reset signal to any signal declared outside the testbench scope.

There is one testbench reset signal which drives the testbench, the stimulus and expected vectors and the DUT.


Stim vectors are read from the testbench memory after the reset signal is asserted. Stim vectors are captured by the csim, after csim reset.

[CSL Verification Components Syntax and Command Summary]

EXAMPLE:

Associate a reset signal r to stimulus vector stim_vec.

FIGURE 1.6 Connect reset to stimulus vector



CSL CODE

```
csl_unit dut{
    csl_port stim_in(input), stim_v(input), exp_d(output), exp_v(out-
put);
    csl_port clk(input);
    dut() {
        clk.set_attr(clock);
    }
};

csl_signal r;

csl_vector stim_vec{
        stim_vec() {
            set_unit_name(dut);
            set_vc_reset(r);
        }
}
```

```
}
};
csl_vector exp_vec{
  exp_vec(){
  set_unit_name(dut);
  set_direction(output);
}
};
csl_testbench tb{
csl_signal clk(reg);
dut dut 1(.clk(clk));
tb(){
  clk.set attr(clock);
  add logic(clock, clk, 100, ps);
}
};
```

VERILOG CODE

```
set_vc_stall(signal);
```

DESCRIPTION:


Associates a units stall signal with a stimulus vector. After reset is deasserted and the optional triggers are asserted, the vector or state is captured when the stall signal is off.

[CSL Verification Components Syntax and Command Summary]

EXAMPLE:

The stimulus vector driving *unit b* can be stalled with signal stall which is an output of *unit b* if specified.

FIGURE 1.7



CSL CODE

```
csl unit dut{
  csl port stim in(input), stim v(input), exp d(output), exp v(out-
put), stall(output);
  csl port clk(input);
  dut(){
  clk.set_attr(clock);
}
};
csl vector stim vec{
  stim vec(){
    set unit name(dut);
    set direction(input);
    set vc stall(stall);
  }
};
csl_vector exp_vec{
  exp vec() {
   set_unit_name(dut);
   set direction(output);
}
```

```
};
csl_testbench tb{
csl_signal clk(reg);
dut dut_1(.clk(clk));
tb(){
    clk.set_attr(clock);
    add_logic(clock,clk,100,ps);
}
};
VERILOG CODE
//
```

```
set_vc_valid_output_transaction(signal_expression);
DESCRIPTION:
```


The $set_vc_valid_output_transaction()$ command is used to set the transaction. $Signal_expression$ indicates that the output transaction is valid. Thus, if the expression is a clock, than the transaction is always valid (valid = 1); if the expression is a signal, then the transaction is valid when the signal is true (valid = signal); if the transaction is a signal expression than the transaction is valid when the signal expression is true (e.g. valid = x | y | z). This command applies only to output vectors or state data.

The expression controls when the expected vector or state data is captured by C++ simulator and when comparisons are made in the testbench between the dut output and the expected vector.

[CSL Verification Components Syntax and Command Summary]

EXAMPLE:

FIGURE 1.8



CSL CODE

```
csl_unit dut{
  csl port stim in(input), stim v(input), exp d(output),
exp v(output);
  csl port clk(input);
  dut(){
  clk.set attr(clock);
}
};
csl signal r(wire);
csl vector stim vec{
  stim vec() {
    set unit name(dut);
    set direction(input);
    set vc valid output transactions(r);
  }
};
csl_vector exp vec{
  exp vec() {
   set unit name(dut);
   set_direction(output);
```

Fastpath Logic

CSL Reference Manual csl_verification_components.fm

```
}
};
csl_testbench tb{
csl_signal clk(reg);
dut dut_1(.clk(clk));
tb(){
    clk.set_attr(clock);
    add_logic(clock,clk,100,ps);
}
};
VERILOG CODE
//
```

```
set_vc_compare_trigger(signal_object | clock_signal);
DESCRIPTION:
```

The vc trigger is a signal, a signal expression or a clock signal. The expected vector type is inferred from the compare trigger type. If the compare trigger is a clock then the expected vector will be compared to the DUT outputs each cycle. If it is a signal or a signal expression then the vector type is an transaction accurate. Compare trigger is only applied on expected vector.


The signal indicates that a compare should be performed between the expected vc and DUT vc where vc is either a vector or state data.

The comparison unit that compares vectors of this type uses either a clock signal or an event object to perform the comparisons. If the vector type is an transaction accurate then an event based on combinational signals is specified (signal expression). If the vector type is an cycle accurate then a clock signal triggers the comparison.

[CSL Verification Components Syntax and Command Summary]

EXAMPLE:

FIGURE 1.9



CSL CODE

```
csl unit dut{
  csl port stim in(input), stim v(input), exp d(output),
exp v(output);
  csl_port clk(input);
  dut(){
  clk.set attr(clock);
}
};
csl vector stim vec{
  stim vec(){
    set unit name(dut);
    set direction(input);
};
csl signal en;
csl signal valid;
csl vector exp vec{
  exp vec() {
   set_unit_name(dut);
```

Fastpath Logic

```
set direction(output);
   set_vc_compare_trigger( en & valid);
   };
   csl_testbench tb{
   csl_signal clk(reg);
   dut dut_1(.clk(clk));
   tb(){
     clk.set_attr(clock);
     add logic(clock, clk, 100, ps);
   };
VERILOG CODE
```

```
set_vc_start_generation_trigger(signal);
DESCRIPTION:
```

Name of signal that triggers the capture of the vector or state data.

Capture or compare the vector or state data on either an event or a clock edge.

Overrides the control of start state data generation by reset. Instead, start generating state data after event occurs. This command tells the state data generator to start writing state data when the compare trigger set by set_vc_start_compare_trigger() is asserted. When the compare trigger set by set_vc_compare_trigger() is asserted. This command is used to control when to start writing state data. A typical signal to use for event is reset which is the default start state data control signal. This command overrides verification components set as the start generation trigger. If reset is asseciated with the vector or state data, this command is mandatory. This command overrides reset as the start generation trigger. if the reset is not associated with the vector or state data, this command is mandatory. Many designs generate garbage prior to reset and generating state data prior to reset is useless for comparison purposes.

[CSL Verification Components Syntax and Command Summary]

EXAMPLE:

FIGURE 1.10

```
reset start generation trigger File capture event
```

```
CSL CODE
```

```
csl unit dut{
  csl port stim in (input), stim v(input), out d(output),
out v(output);
  csl port clk(input);
dut(){
  clk.set_attr(clock);
}
csl_signal trigg;
csl vector stim vec{
  stim vec() {
    set unit name(dut);
    set direction(input);
    set vc start generation trigger(trigg);
};
csl vector exp vec{
  exp_vec(){
```

```
set_unit_name(dut);
set_direction(output);
}
};
csl_testbench tb{
csl_signal clk(reg);
dut dut_1(.clk(clk));
tb(){
    clk.set_attr(clock);
    add_logic(clock,clk,100,ps);
}
};

VERILOG
none
```

```
set_vc_end_generation_trigger(signal);
DESCRIPTION:
```

Name of signal that stops the vector or state data recording, if this is not set by the user then the cslc stops collecting vectors/state data when the C++ simulator stops.

[CSL Verification Components Syntax and Command Summary]

EXAMPLE:

FIGURE 1.11

```
end generation trigger File

capture event

end generation trigger File

capture
```

CSL CODE

```
csl unit dut{
  csl port stim in(input), stim v(input), exp out(output),
exp v(output);
  csl_port clk(input);
  dut(){
 clk.set attr(clock);
}
};
csl signal trigg;
csl vector stim vec{
  stim vec(){
    set unit name(dut);
    set direction(input);
    set vc end generation trigger(trigg);
  }
};
csl_vector exp_vec{
  exp vec() {
   set unit name(dut);
   set direction(output);
}
};
csl testbench tb{
csl signal clk(reg);
dut dut 1(.clk(clk));
tb(){
  clk.set attr(clock);
```

Fastpath Logic

```
add_logic(clock,clk,100,ps);
}

YERILOG CODE
none
```

```
set_vc_capture_edge_type(rise|fall);
DESCRIPTION:
```

Captures the vector or state data on the rising or falling edge of the capture expression (clock, signal, expression).

[CSL Verification Components Syntax and Command Summary]

EXAMPLE:

Sets the capture on the rise edge. The default is rising edge.

```
CSL CODE
```

```
csl unit dut{
  csl port stim in(input), stim v(input), exp out(output),
exp v(output);
  csl port clk(input);
  dut(){
  clk.set attr(clock);
}
};
csl vector stim vec{
  stim vec(){
    set unit name(dut);
    set direction(input);
    set vc capture edge type(rise);
  }
};
csl vector exp vec{
  exp vec() {
   set_unit_name(dut);
   set_direction(output);
}
};
csl testbench tb{
csl signal clk(reg);
dut dut 1(.clk(clk));
tb(){
 clk.set attr(clock);
  add_logic(clock, clk, 100, ps);
}
};
```

VERILOG CODE

none


```
set_vc_max_number_of_mismatches(numeric_expression);
DESCRIPTION:
```

This command stops the state data or vector comparisons after the max number of mismatches is reached. The vector comparator in the testbench counts the number of mismatches between the expected vector and the DUT generated vector. When the error count equals the max mismatch count then the simulation stops.

[CSL Verification Components Syntax and Command Summary]

EXAMPLE:

FIGURE 1.12



CSL CODE

```
csl unit dut{
  csl port stim in(input), stim v(input), exp out(output), exp v(out-
put);
  csl port clk(input);
  dut(){
  clk.set attr(clock);
}
};
csl vector stim vec{
  stim vec(){
    set unit name(dut);
    set direction(input);
    set_vc max number of mismatches(5);
  }
};
csl_vector exp vec{
  exp vec(){
   set unit name(dut);
   set direction(output);
```

44 8/22/10 Confidential Copyright © 2006-2009 Fastpath Logic, Inc. Copying in any form

```
}
};
csl_testbench tb{
csl_signal clk(reg);
dut dut_1(.clk(clk));
tb() {
   clk.set_attr(clock);
   add_logic(clock,clk,100,ps);
}
};
```

VERILOG CODE

Section of verilog code which shows the effect of method.

```
module tb();
// Location of source csl unit: file name = line number = 22
  parameter SIM TIMEOUT CNT = 100;
  parameter STIM VEC MEM WIDTH = 2;
  parameter STIM VEC ADDR WIDTH = 0;
  parameter STIM VEC VECTOR ID = 0;
  parameter STIM VEC VECTOR VERSION = 0;
  parameter STIM VEC VECTOR NAME = "stim vec";
  parameter STIM VEC VECTOR FILE = "stim vec output.vec";
  parameter STIM VEC VECTOR RADIX = 0;
  parameter STIM VEC VECTOR MAX ERR = 5;
  parameter EXP VEC MEM WIDTH = 2;
  parameter EXP VEC ADDR WIDTH = 0;
  parameter EXP VEC VECTOR ID = 0;
  parameter EXP VEC VECTOR VERSION = 0;
  parameter EXP VEC VECTOR NAME = "exp vec";
  parameter EXP_VEC_VECTOR_FILE = "exp_vec_output.vec";
  parameter EXP VEC VECTOR RADIX = 0;
  parameter EXP VEC VECTOR MAX ERR = 0;
```

8/22/10 45

```
set_vc_max_cycles(numeric_expression);
DESCRIPTION:
```

Sets the number of cycles to time out after the last event. If the time out is 500 then if 500 cycles have elapsed since the last vc event, then the simulation stops. It is an error to use this command with a cycle accurate vector (clock event).

[CSL Verification Components Syntax and Command Summary]

EXAMPLE:

```
CSL CODE
    csl unit dut{
     csl port stim i(input), exp o(output);
     csl port clk(input);
     dut(){
   clk.set attr(clock);
   };
   csl signal trigg(wire);
   csl vector stim{
     stim(){
       set_unit_name(dut);
       set direction(input);
       set vc start generation trigger(trigg);
       set vc max cycles(100);
     }
   };
   csl vector exp{
     exp(){
       set_unit_name(dut);
       set direction(output);
    }
   };
   csl testbench tb{
   csl signal clk(req);
   dut dut 1(.clk(clk));
   tb(){
     clk.set attr(clock);
     add logic(clock, clk, 100, ps);
   }
   };
VERILOG CODE
```

46 8/22/10

```
set_vc_output_filename(filename);
DESCRIPTION:
```


The name of the file to write the vector or state data to.

Sets the output filename. The testbench will write the result of the comparison between the vectors from the DUT output and the expected vector in *filename*. This command is useful if the user wants to see the DUT output and expected vectors, stacked on top of one another in ASCII format. Output is written in the radix of the verification components.

[CSL Verification Components Syntax and Command Summary]

EXAMPLE:

FIGURE 1.13



CSL CODE:

```
csl unit dut{
  csl port exp out(output), exp v(output), stim in(input),
stim v(input);
  csl port clk(input);
  dut() {
   clk.set_attr(clock);
 }
};
csl vector stim vec{
  stim vec(){
  set unit name(dut);
  set direction(input);
  }
};
csl_vector exp vec{
  exp vec(){
```

```
set_unit_name(dut);
set_direction(output);
set_vc_output_filename("expected");
};

csl_testbench tb{
    csl_signal clk(reg);
    dut dut;
    tb() {
    clk.set_attr(clock);
    add_logic(clock,clk,10,ns);
}
};
```

VERILOG CODE

none

```
add_logic(inject_stalls | inject_bubbles);
DESCRIPTION:
```

Inject stalls or bubbles in the testbench. If the stall signal is set, the valid signal is reset and the data is invalid. If this is not set then the stall input is tied to 0.

[CSL Verification Components Syntax and Command Summary]

EXAMPLE:

FIGURE 1.14 Inject stalls

```
valid stall create stalls

create valids

+1

mem

valid stall create stalls
```

CSL CODE

```
csl_unit dut{
  csl_port stim_in(input), exp_out(output);
  csl port clk(input);
  dut(){
 clk.set attr(clock);
};
csl vector stim vec{
  stim vec(){
    set unit name(dut);
    set direction(input);
 }
};
csl_vector exp_vec{
  exp vec(){
    set unit name(dut);
    set direction(output);
    add logic(inject stalls);
}
};
csl_testbench tb{
  csl_signal clk(reg);
  dut dut;
  tb(){
```

Fastpath Logic

```
clk.set_attr(clock);
   add_logic(clock,clk,10,ns);
};
VERILOG CODE
//
```