```
vc_name.set_connection_type(connection_type); - for release 2.0
//connection_type: enum: FILE_SOCKET - for release 2.0
vector_name.add_signal(signal_object);//for release 2.0
vector_name.add_signal_group(signal_group_name); //for release 2.0
vector_name.insert_random_pipeline_bubble(); //move to vc as v2.0
vector_name.insert_random_stalls(); //move to vc as v2.0
```

1.1 Gets methods:

```
int vc_name.get_vc_version();
string vc_name.get_vc_header_comment();
enum vc_name.get_radix();
vc_name.get_vc_unit();
signal vc_name.get_vc_clock();
signal vc_name.get_vc_reset();
signal vc_name.get_vc_stall();
signal vc_name.get_vc_valid_output_transaction();
signal vc_name.get_vc_start_generation_trigger();
signal vc_name.get_vc_end_generation_trigger();
enum vc_name.get_vc_end_generation_trigger();
int vc_name.get_vc_max_number_of_valid_transactions();
int vc_name.get_vc_max_number_of_mismatches();
int vc_name.get_vc_timeout();
string vc_name.get_output_filename();
```

1.2 CSL State Data

1.2.1 CSL State Data class

State data is a collection of the values in a state element. A state element can be a register, register

file, fifo or a memory. State data is captured periodically when an associated transaction event occurs. For example, a register file changes state when there is a write enable. The state data file is loaded into the testbench state data memory. Each RTL DUT state data transation is compared against the state data expected results stored in the state data memory. The state data can be regarded as a collection of snapshots of the state element at different moments in time. The actual values contained in the state data snapshot are generated automatically by the C++ simulator (Csim). The CSL specification is used to "tune" state data's settings and to integrate it inside the testbench (establish connections with the proper ports and signal generators and state compare units).

1.2.1.1 CSL State Data declaration

A CSL State Data can only be declared in the global scope just like any other CSL class. The CSL state data class is declared as in the below example:

```
csl_state_data state_data_class_name {
   //no objects may be instantiated in a CSL vector
   state_data_class_name() {
      (state data methods calls)+
   }
};
```

Note for example above: **bold** text represents language reserved syntax, *italics* are user defined variables, green commented text details language notes and blue text is a short BNF representation of CSL commands/declarations.

In the state data class' scope there aren't any objects to be specifically declared or instantiated as shown in the table below.

TABLE 1.1 I	Rules for	instantiating of	ojects in t	he vector's scope
--------------------	-----------	------------------	-------------	-------------------

CSL class	Is instantiated in CSL Vector scope
CSL Unit	-
CSL Testbench	-
CSL Vector	-
CSL State Data	-
CSL Register	-
CSL Register File	-
CSL Fifo	-
CSL Memory Map	-
CSL Memory Map Page	-
CSL Isa Element	-
CSL Isa Field	-
CSL Field	-

1.2.1.1.1 CSL State Data usage and rules

State data is associated with a memory instance. A memory instance can be an instance of a register, register file, fifo or a simple memory. State data is used in testbenches however state data classes are not instantiated.

The rules for state data usage are contained in the table below:

TABLE 1.2 Vector usage rules

CSL class	Uses CSL State Data	
CSL Unit	-	
CSL Testbench	YES	
CSL Vector	-	
CSL State Data	-	
CSL Register	-	
CSL Register File	-	
CSL Fifo	-	
CSL Memory Map	-	
CSL Memory Map Page	-	
CSL Isa Element	-	
CSL Isa Field	-	
CSL Field	-	

1.2.1.1.2 CSL State Data specific methods

1.3 The following command, specific only to CSL State Data classes, is also mandatory.

CSL State Data mandatory commands

```
set_mem_instance_name(memory_instance_name);
set_vc_unit_name(unit_name);
set_vc_clock(signal);
```

1.4 Verification Components methods

set_vc_max_number_of_valid_transactions(numeric_expression); DESCRIPTION:

Stop capturing events when maximum number of capture events is reached

The verification transaction are writen to the output file until the maximum number of capture events is reached. After the maximum transact.ion count is reached the C++ vector writer stops writing verfication transactions to the output file or stream.

Stimulus Verification Transaction Counter


The testbench stimulus vector reader counts the number of verification transactions that are read from the stimulus verification transaction input stream or memory and when the transaction count equals max number of vectors no further verification transactions are read and stimulus verification transaction flag is set. The testbench prints a message specifying that the maximum number of stimulus verification transactions has been read.

Expected Verification Transaction Counter

The testbench stimulus vector reader counts the number of verification transactions that are read from the expected verification transaction input stream or memory and when the transaction count equals max number of vectors no further verification transactions are read and expected verification transaction flag is set. The testbench prints a message specifying that the maximum number of expected verification transactions has been read.

[CSL Verification Components Syntax and Command Summary]

FIGURE 1.1 Maximum number of vectors



CSL CODE

```
csl_unit dut{
   csl_port stim_in(input), stim_v(input), exp_out(output), exp_v(out-
put);
   csl_port clk(input);
   dut() {
    clk.set_attr(clock);}
};
csl_vector stim_vec{
```

```
stim vec(){
    set unit name(dut);
    set_direction(input);
    set_vc_max_number_of_valid_transactions(10);
  }
} ;
csl_vector exp_vec{
 exp vec(){
  set unit name(dut);
  set_direction(output);
}
};
csl testbench tb{
csl_signal clk(wire);
dut dut_1(.clk(clk));
tb(){
 clk.set_attr(clock);
  add logic(clock, clk, 100, ps);
}
};
```

VERILOG CODE

10/9/09 5

```
int vc name.get_vc_version();
DESCRIPTION:
Return the unique id number for the specified verification component.
                       [ CSL Verification Components Syntax and Command Summary ]
EXAMPLE:
CSL CODE
   csl unit dut{
   csl port stim in(input), stim v(input), exp out(output),exp v(output);
   csl port clk(input);
   dut() {
   clk.set_attr(clock); }
   };
   csl vector stim vec{
     exp vec(){
       set_unit_name(dut);
       set direction(output);
       set version(2);
     }
   };
   csl_vector exp vec{
     stim vec(){
      set unit name(dut);
       set direction(output);
       set_version(exp vec.get_version());
     }
   };
   csl_testbench tb{
     csl signal clk;
     dut dut;
     tb(){
     clk.set attr(clock);
     add_logic(clock,clk,10,ns);
   }
    };
```

```
string vc name.get_vc_header_comment();
DESCRIPTION:
Get the comment from the top of the vector/state data file.
                       [ CSL Verification Components Syntax and Command Summary ]
CSL CODE:
   csl unit dut{
     csl port stim in(input),stim v(input),exp out(output),exp v(output);
     csl_port clk(input);
   dut(){
    clk.set attr(clock); }
   csl_vector stim vec{
     stim vec(){
       set unit name(dut);
       set direction(input);
       set vc header comment("stimvec");
     }
   };
   csl vector exp vec{
   exp vec(){
      set unit name(dut);
       set direction(output);
       set vc header_comment(stim vec.get vc header_comment());
   }
   };
   csl testbench tb{
     csl_signal clk;
     dut dut;
     tb(){
     clk.set_attr(clock);
     add logic(clock, clk, 10, ns);
    };
VERILOG CODE
```

```
enum vc name.get_radix();
DESCRIPTION:
Get the radix for the vector format.
                       [ CSL Verification Components Syntax and Command Summary ]
EXAMPLE:
//
CSL CODE
   csl_unit dut{
     csl port stim in(input), stim v(input), exp out(output), exp v(output);
     csl port clk(input);
   dut(){
     clk.set attr(clock);}
   };
   csl vector stim vec{
     stim vec(){
       set_unit_name(dut);
        set direction(input);
       set radix(hex);
     }
   };
   csl vector exp vec{
     exp vec(){
       set unit name(dut);
       set direction(output);
       set radix(stim vec.get radix());
     }
   };
   csl_testbench tb{
     csl signal clk;
     dut dut;
     tb(){
     clk.set attr(clock);
     add logic(clock, clk, 10, ns);
   }
    };
VERILOG CODE
   //
```

```
vc name.get_vc_unit();
DESCRIPTION:
Get the name of the module that the vector or state data element is associated with.
                        [ CSL Verification Components Syntax and Command Summary ]
EXAMPLE:
//
CSL CODE
   csl_unit dut{
     csl port stim in(input),stim v(input),exp out(output),exp v(output);
     csl port clk(input);
   dut(){
     clk.set attr(clock);}
   };
   csl vector stim vec{
      stim vec() {
       set_unit_name(dut);
       set direction(input);
     }
   };
   csl_vector exp vec{
     exp vec() {
       set_unit_name(stim vec.get_vc_unit());
       set_direction(output);
     }
   };
   csl_testbench tb{
     csl signal clk;
     dut dut;
     tb(){
     clk.set attr(clock);
     add_logic(clock,clk,10,ns);
   }
    };
VERILOG CODE
   //
```

```
signal vc name.get_vc_clock();
DESCRIPTION:
Get the name of clock that triggers the capture of the vector or state data.
                        [ CSL Verification Components Syntax and Command Summary ]
EXAMPLE:
II
CSL CODE
   csl_unit dut{
     csl port stim in(input), stim v(input), exp out(output), exp v(output);
     csl port clk(input);
   dut(){
     clk.set attr(clock);}
   };
   csl signal clk(1);
   csl vector stim vec{
     stim vec(){
       set unit name(dut);
       set direction(input);
       set_vc_clock(clk);
     }
   };
   csl_vector exp vec{
     exp vec() {
       set_unit_name(dut);
       set direction(output);
       set_vc_clock(stim vec.get_vc_clock());
     }
   };
   csl testbench tb{
     csl signal clk;
     dut dut;
     tb(){
     clk.set attr(clock);
     add_logic(clock,clk,10,ns);
   }
    };
VERILOG CODE
   //
```

```
signal vc name.get vc reset();
DESCRIPTION:
Get signal name reset signal from testbench object name.
                       [ CSL Verification Components Syntax and Command Summary ]
EXAMPLE:
CSL CODE
   csl unit dut{
     csl port stim in(input), stim v(input), exp out(output), exp v(output);
     csl port clk(clock);
   dut(){
     clk.set_attr(clock);}
   csl_signal res(1);
   csl_vector stim vec{
     stim vec() {
       set_unit_name(dut);
       set_direction(input);
       set vc reset(res);
   };
   csl vector exp vec{
     exp vec(){
       set_unit_name(dut);
       set direction(output);
       set_vc_reset(stim vec.get_vc_reset());
     }
   };
   csl testbench tb{
     csl_signal clk;
     dut dut;
     tb(){
     clk.set_attr(clock);
     add logic(clock, clk, 10, ns);
   }
    };
VERILOG CODE
   //
```

```
signal vc name.get_vc_stall();
DESCRIPTION:
Get the name of signal that triggers the capture of the vector or state data;
                       [ CSL Verification Components Syntax and Command Summary ]
EXAMPLE:
II
CSL CODE
   csl_unit dut{
     csl port stim in(input), stim v(input), exp out(output), exp v(output);
     csl port clk(input);
   dut(){
     clk.set attr(clock);}
   };
   csl signal st(1);
   csl vector stim vec{
     stim vec(){
       set unit name(dut);
       set direction(input);
       set vc stall(st);
     }
   };
   csl_vector exp vec{
     exp vec() {
       set_unit_name(dut);
       set direction(output);
       set_vc_stall(stim vec.get_vc_stall());
     }
   };
   csl testbench tb{
     csl signal clk;
     dut dut;
     tb(){
     clk.set attr(clock);
     add_logic(clock,clk,10,ns);
   }
    };
VERILOG CODE
```

```
signal vc name.get vc valid output transaction();
DESCRIPTION:
Get the clock signal or an event object uses to perform the comparisons.
                       [ CSL Verification Components Syntax and Command Summary ]
EXAMPLE:
//
CSL CODE
   csl_unit dut{
     csl port stim in(input), stim v(input), exp out(output), exp v(output);
     csl port clk(input);
   dut(){
     clk.set_attr(clock);}
   };
   csl vector stim vec{
     stim vec(){
       set_unit_name(dut);
       set_direction(input);
       set vc output transaction(10);
     }
   };
   csl_vector exp vec{
     exp vec() {
       set unit name(dut);
       set direction(output);
       set vc output transaction(stim vec.get vc output transaction());
     }
   };
   csl testbench tb{
     csl signal clk;
     dut dut;
     tb(){
     clk.set attr(clock);
     add logic(clock, clk, 10, ns);
   }
    };
VERILOG CODE
   //
```

```
signal vc name.get vc start generation trigger();
DESCRIPTION:
Get the command used to control when to start writing state datas.
                       [ CSL Verification Components Syntax and Command Summary ]
CSL CODE
   csl unit dut{
     csl port stim in(input), stim v(input), exp out(output), exp v(output);
     csl port clk(input);
   dut(){
     clk.set attr(clock);}
   };
   csl_signal trigg;
   csl vector stim vec{
     stim vec(){
       set_unit_name(dut);
       set direction(input);
       set vc start generation trigger(trigg);
     }
   };
   csl_vector exp vec{
     exp vec() {
       set unit name(dut);
       set direction(output);
       set vc start generation trigger (
                 stim vec.get vc start generation trigger());
     }
   };
   csl testbench tb{
     csl signal clk;
     dut dut;
     tb(){
     clk.set_attr(clock);
     add logic(clock, clk, 10, ns);
    };
VERILOG CODE
```

15

```
signal vc name.get_vc_end_generation_trigger();
DESCRIPTION:
Get the event that stops the vector or state data recording;
                       [ CSL Verification Components Syntax and Command Summary ]
CSL CODE
   csl_unit dut{
     csl port stim in(input), stim v(input), exp out(output), exp v(output);
     csl port clk(input);
   dut(){
    clk.set_attr(clock); }
   };
   csl signal trigg;
   csl vector stim vec{
     stim vec(){
       set_unit_name(dut);
       set direction(input);
       set vc end generation trigger(trigg);
     }
   };
   csl vector exp vec{
     exp vec(){
       set_unit_name(dut);
       set direction(output);
       set vc end generation trigger (
                 stim vec.get_vc_end_generation_trigger());
     }
   };
   csl testbench tb{
     csl signal clk;
     dut dut;
     tb(){
     clk.set attr(clock);
     add_logic(clock,clk,10,ns);
    };
VERILOG CODE
```

```
enum vc name.get vc capture edge type();
DESCRIPTION:
Get the capture edge type rise or fall of clock of the vector or state data.
                       [ CSL Verification Components Syntax and Command Summary ]
EXAMPLE:
II
CSL CODE
   csl_unit dut{
     csl port stim in(input), stim v(input), exp out(output), exp v(output);
     csl port clk(input);
   dut(){
     clk.set attr(clock);}
   };
   csl vector stim vec{
     stim vec(){
       set_unit_name(dut);
       set direction(input);
       set vc capture edge type(rise);
     }
   };
   csl vector exp vec{
     exp vec(){
       set_unit_name(dut);
       set direction(output);
       set vc capture edge type (
                 stim vec.get_vc_capture_edge_type());
     }
   };
   csl testbench tb{
     csl_signal clk;
     dut dut;
     tb(){
     clk.set attr(clock);
     add_logic(clock,clk,10,ns);
   }
    };
VERILOG CODE
   //
```

17

```
int vc name.get vc max number of valid transactions();
DESCRIPTION:
Get the maximum number of captured events.
                       [ CSL Verification Components Syntax and Command Summary ]
EXAMPLE:
II
CSL CODE
   csl_unit dut{
     csl port stim in(input),stim v(input),exp out(output),exp v(output);
     csl port clk(input);
   dut(){
     clk.set attr(clock);}
   };
   csl vector stim vec{
     stim vec() {
       set_unit_name(dut);
       set direction(input);
       set vc max number of valid transactions (10);
     }
   };
   csl vector exp vec{
     exp vec(){
       set unit name(dut);
       set direction(output);
       set vc max number of valid transactions (
                 stim vec.get vc max number of valid transactions());
     }
   };
   csl testbench tb{
     csl signal clk;
     dut dut;
     tb(){
     clk.set attr(clock);
     add_logic(clock,clk,10,ns);
    };
VERILOG CODE
```

```
int vc name.get vc max number of mismatches();
DESCRIPTION:
Return the max number of mismatches seted for vector.
                       [ CSL Verification Components Syntax and Command Summary ]
EXAMPLE:
II
CSL CODE
   csl_unit dut{
     csl port stim in(input), stim v(input), exp out(output), exp v(output);
     csl port clk(input);
    dut(){
     clk.set attr(clock);}
   };
   csl vector stim vec{
     stim vec(){
       set_unit_name(dut);
       set direction(input);
       set vc max number of mismatches (10);
     }
   };
   csl vector exp vec{
     exp vec(){
       set_unit_name(dut);
       set direction(output);
       set vc max number of mismatches (
                 stim vec.get vc max number of mismatches());
     }
   };
   csl testbench tb{
     csl_signal clk;
     dut dut;
     tb(){
     clk.set attr(clock);
     add_logic(clock,clk,10,ns);
   }
    };
VERILOG CODE
   //
```

```
int vc name.get_vc_timeout();
DESCRIPTION:
Get the number of cycles to time out after the last event.
                       [ CSL Verification Components Syntax and Command Summary ]
EXAMPLE:
//
CSL CODE
   csl_unit dut{
     csl port stim in(input),stim v(input),exp out(output),exp v(output);
     csl port clk(input);
   dut(){
     clk.set attr(clock);}
   };
   csl vector stim vec{
     stim vec() {
       set_unit_name(dut);
       set direction(input);
       set vc timeout(10);
     }
   };
   csl vector exp vec{
     exp vec(){
       set_unit_name(dut);
       set direction(output);
       set vc timeout(stim vec.get vc timeout());
     }
   };
   csl_testbench tb{
     csl signal clk;
     dut dut;
     tb(){
     clk.set attr(clock);
     add logic(clock, clk, 10, ns);
   }
    };
VERILOG CODE
```

```
string vc name.get_output_filename();
DESCRIPTION:
Get the name of the output file.
                       [ CSL Verification Components Syntax and Command Summary ]
EXAMPLE:
   //
CSL CODE
   csl_unit dut{
     csl port stim in(input),stim v(input),exp out(output),exp v(output);
    csl port clk(input);
    dut(){
    clk.set attr(clock); }
   };
   csl vector stim vec{
     stim vec(){
       set_unit_name(dut);
       set direction(input);
       set output filename("vector");
     }
   };
   csl vector exp vec{
     exp vec(){
       set_unit_name(dut);
       set direction(output);
       set output filename(stim vec.get output filename());
     }
   };
   csl testbench tb{
     csl signal clk;
     dut dut;
     tb(){
      clk.set attr(clock);
      add logic(clock, clk, 10, ns);
   }
   };
VERILOG CODE
   //
```

```
vector name.add signal(signal object);
DESCRIPTION:
```

Add the signal(s) to the vector. Signals are inserted in the vector in order from left to right. The first signal inserted into the vector is inserted in the leftmost position. The last signal inserted into the vector is inserted into the rigthmost position in the vector. The size of the vector is determined by the total width of the signals added to the vector.

FIGURE 1.2 Signals inside vector

```
vector
EXAMPLE:
CSL CODE
   //CL
   csl vector stim vec;
   //unit a produces sgn1, sgn2, sgn3
   scope unit a{
      add signal(output, 4, sgn1);
      add signal(output, 4, sqn2);
      add signal(output, 8, sqn3);
   }
   //add signals to the vector
   stim vec.add signal(unit a.sqn1);
   stim vec.add signal(unit a.sgn2);
   stim vec.add signal(unit a.sgn3);
VERILOG CODE
   //CL
   wire [15:0]stim vec;
   wire [3:0] sgn1, sgn2;
   wire [7:0] sqn3;
   //unit a produces sgn1, sgn2, sgn3
   unit unit a(sgn1, sg2, sgn3);
   //add sihnals to the vector
```

assign stim vec={sgn1, sgn2, sgn3};

```
vector_name.add_signal_group(signal_group_name);
DESCRIPTION:
```

Add a signal group to the testbench vector. This interface can contain input signals or output signals but not both in the same time.

```
FIGURE 1.3 Signals inside vector
 vector
   sgn1 | sgn2 | sgn3
EXAMPLE:
CSL CODE
   //CL
   csl_vector stim vec;
   //unit a produces sgn1, sgn2, sgn3
   scope unit a{
      add signal(output, 4, sgn1);
      add signal(output, 4, sqn2);
      add_signal(output, 8, sgn3);
   csl signal group sqn;
   sgn.add signal list(csl list(sgn1, sgn2, sgn3);
   //add signals to the vector
   stim_vec.add_signal_group(sgn);
VERILOG CODE
   //CL
   wire [15:0]stim vec;
   wire [3:0] sqn1, sqn2;
   wire [7:0] sqn3;
   //unit a produces sgn1, sgn2, sgn3
   unit unit_a(sgn1, sg2, sgn3);
   //add sihnals to the vector
   assign stim vec={sgn1, sgn2, sgn3};
```

```
vector_name.insert_random_pipeline_bubble();
DESCRIPTION:
Needs to be input vector
EXAMPLE:
//
CSL CODE
//
VERILOG CODE
//
```

10/9/09 23

```
vector_name.insert_random_stalls();
DESCRIPTION:
Needs to be output vector
EXAMPLE:
//
CSL CODE
//
VERILOG CODE
//
```

```
set_mem_instance_name (memory_instance_name);
DESCRIPTION:
```

Associate to a state data a memory instance. Command is mandatory if the associated unit is of other type than csl_register, csl_register_file or csl_fifo. csl_fifo

[CSL Verification Components Syntax and Command Summary]

```
csl fifo
EXAMPLE:
//
CSL CODE
   csl_register_file reg sd{
    reg sd(){
       set width(8);
       set depth(256);
   }
   };
   csl_state_data SD{
     SD(){
    set_mem_instance_name(reg_sd);
   };
   csl testbench tb{
     csl signal clk sqn;
    reg sd reg sd;
    tb(){
   clk sgn.set_attr(clock);
    add_logic ( clock, clk sgn, 2 ,ns );
   };
VERILOG CODE
```

//

10/9/09 25

```
set_vc_unit_name(unit name);
DESCRIPTION:
                      [ CSL Verification Components Syntax and Command Summary ]
EXAMPLE:
CSL CODE
     csl_register_file rf() {
        set width(4);
         set depth(8);
      }
   };
   csl_unit top{
      csl_signal sd clk;
      csl signal clk sgn;
      rf rf ;
      top(){
        sd clk.set attr ( clock );
        clk sgn.set_attr ( clock );
      }
   };
   csl_state_data tb sd{
     tb sd(){
      set vc unit name(top);
      set mem instance name (top.rf );
      set_vc_clock( top.sd clk );
```


```
set_vc_clock(signal);
DESCRIPTION:
```

Sets the clock signal that triggers the capture of the vector or state data. Note that vectors and state data on the generated RTL code operate on different clock signals. Each Testbench unit have one or more clk generators. vc_clock has to be connected to one of the testbench clock signals. It is illegal to connect the vc_clock to any signal declared outside the testbench scope.

[CSL Verification Components Syntax and Command Summary]

EXAMPLE:

FIGURE 1.4 One clock generators inside a testbench



```
CSL CODE
```

```
csl unit dut{
  csl port stim in(input), stim v(input), exp d(output), exp v(out-
put);
  csl_port clk(input);
  dut(){
  clk.set attr(clock);}
};
csl vector stim vec{
  stim vec() {
    set unit name(dut);
    set direction(input);
    set vc clock(clk);
};
csl vector exp vec{
  exp vec(){
   set unit name(dut);
   set direction(output);
}
};
csl testbench tb{
csl signal clk(wire);
dut dut 1(.clk(clk));
tb(){
  clk.set attr(clock);
```

```
add_logic(clock,clk,100,ps);

}

VERILOG CODE
   //timescale 1ns/1ps
   module sd;
      reg clk1,clk2;
   initial
      clk1 = 0;
      always #5 clk1=~clk1;
   endmodule
```