CHAPTER 1 CSL Testbench

All rights reserved
Copyright ©2006-2009 Fastpath Logic, Inc.
Copying in any form without the expressed written
permission of Fastpath Logic, Inc is prohibited

TABLE 1.1 Chapter Outline

- 1.1 CSL Testbench Syntax and Command Summary
- 1.2 Testbench Commands

1.1 CSL Testbench Syntax and Command Summary

1.1.1 CSL Testbench class

The design under test (DUT) is instantiated in a testbench. Testbenches are declared as classes and are scope holders.

1.1.2 CSL Testbench class declaration

A CSL Testbench can only be declared in the global scope (like any other CSL class). The CSL Testbench class is declared as in the below example:

```
csl_testbench testbench_name {
  (objects declarations/instantiations) +
   testbench_name() {
      (testbench methods calls) +
   }
};
```

Note for example above: **bold** text represents language reserved syntax, *italics* are user defined variables.

In the testbench class' scope DUTs are instantiated. A design under test can be a CSL unit or other predefined CSL classes as shown in Table 1.2

TABLE 1.2 Rules for instantiating objects in a testbench scope

CSL class	Is instantiated in CSL Testbench scope
CSL Unit	YES
CSL Testbench	-
CSL Vector	-
CSL State Data	-
CSL Register	YES
CSL Register File	YES
CSL Fifo	YES
CSL Memory	YES
CSL Memory Map	-
CSL Memory Map Page	-
CSL ISA Element	-

2

TABLE 1.2 Rules for instantiating objects in a testbench scope

CSL class	Is instantiated in CSL Testbench scope
CSL ISA Field	-
CSL Field	-

1.1.3 CSL Testbench mandatory commands

The following command is mandatory to the CSL testbench class as it sets the clock signal that will be used throughout the testbench.

CSL Testbench mandatory commands

add logic(clock generator, clock name, period, time base);

1.1.4 CSL Testbench usage and rules

Testbenches can only be declared in the global scope and cannot be instantiated anywhere as can also be seen from Table 1.3

TABLE 1.3 Vector usage rules

CSL class	Instantiates CSL Testbench
CSL Unit	-
CSL Testbench	-
CSL Vector	-
CSL State Data	-
CSL Register	-
CSL Register File	-
CSL Fifo	-
CSL Memory	-
CSL Memory Map	-
CSL Memory Map Page	-
CSL Isa Element	-
CSL Isa Field	-
CSL Field	-

Testbenches are thus a particular case of top level unit but should not be confused with the design's top level unit (a CSL design can have a top level unit and a testbench at the same time).

1.1.5 CSL Testbench commands

The following commands apply to CSL tesbench classes.

CSL Testbench commands

```
set_testbench_verilog_filename(name);
add_logic(generate_waves, filename, wave_type);
add_logic(generate_report);
```

1.2 Testbench Commands

add_logic(clock_generator,clock_name,period,time_base); DESCRIPTION:

Creates a clock generator. *Clock_generator* represents the logic type to add to the testbench, *clock_name* is the name of the clock signal that is driven by the clock generator, *period* represents the period of clock signal generated by the clock_generator and *time_base* is clock period time base.

Sets the clock signal for the testbench. The clock signal must be register type. This will be used to create a clock generator that will output a clock signal on the *clock_name* signal, with the period given by the *period* parameter and the time base specified by *time_base*. The *time_base* can be one of following:

TABLE 1.4

time_base	
ps	picoseconds
fs	femtoseconds
ns	nanoseconds
us	microseconds
ms	miliseconds
S	seconds

[CSL Testbench Syntax and Command Summary]

8/19/10

EXAMPLE:

In this example a clock signal named *clk* is declared, with period 10 and time base *ps*, in the csl_testbench *tb*.

```
CSL CODE
```

6

```
csl unit dut{
  csl port in v(input, 1), in d(input, 8);
  csl port out v(output, 1), out d(output, 8);
  csl port clk(input);
   dut(){
{out_v,out_d}={in_v,in_d};
clk.set attr(clock);}
};
csl vector stim{
  stim(){
    set unit name ( dut );
    set direction ( input );
   }
};
csl vector exp{
  exp(){
```

Confidential Copyright © 2006-2009 Fastpath Logic, Inc. Copying in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

set unit name (dut);

```
set direction ( output );
     }
   };
   csl testbench tb{
     csl_signal clk(reg);
     dut dut i;
       tb(){
     clk.set_attr(clock);
     add logic(clock,clk,10,ps); //create clock generator to frive DUT
     } } ;
VERILOG CODE
// DUT module
   module dut(in v,
               in d,
               out v,
               out_d,
               clk);
     input in v;
     input [7:0] in d;
     input clk;
     output out_v;
     output [7:0] out d;
    assign {out v,out d}= {in v,in d};
      `include "dut.logic.v"
   endmodule
// Stimulus and expected vectors module
   module stim expect mem template(clock,
                                     reset ,
                                     rd en,
                                     vector out,
                                     valid,
                                     version err,
                                     id err);
     parameter MEM WIDTH = 0;
     parameter ADDR_WIDTH = 0;
     parameter VECTOR ID = 0;
     parameter VECTOR VERSION = 0;
   8/19/10
                                                                            7
```

Confidential Copyright © 2006-2009 Fastpath Logic, Inc. Copying in any form without the expressed written permission of Fastpath Logic, Inc. is prohibited

```
parameter VECTOR NAME = "";
  parameter VECTOR FILE = "";
  parameter VECTOR RADIX = 0;
  parameter MEM DEPTH = ((1 << ADDR WIDTH) - 1'b1);</pre>
  input clock;
  input reset ;
  input rd en;
  output [MEM WIDTH - 1:0] vector out;
  output valid;
  output version err;
  output id err;
  reg [MEM WIDTH - 1:0] memory out;
  reg [MEM WIDTH - 1:0] stim expect memory[0:MEM DEPTH];
  reg [ADDR WIDTH - 1:0] rd addr;
  reg mem out is id;
  reg mem out is version;
  integer mem addr;
  reg stim expect memory loaded;
  wire mem out is id or version;
  wire mux select;
  wire vector id match;
  wire vector version match;
  assign mem out is id or version = mem out is id ||
mem out is version;
  assign mux select = rd en || ~mem out is id or version;
 assign vector out = mux select ? memory out:{MEM WIDTH {1'b0}};
 assign vector id match = (memory out == VECTOR ID) & mem out is id;
  assign vector version match = (memory out == VECTOR VERSION) &
mem out is version;
  assign version err = mem out is version & memory out !=
VECTOR VERSION;
  assign id err = mem out is id & memory out != VECTOR ID;
  assign valid = rd en && ~mem out is id or version;
  always @( posedge clock or negedge reset ) begin
    if ( ~reset ) begin
      rd addr <= {ADDR WIDTH {1'b0}};
    end
    else if ( rd en ) begin
        rd addr <= rd addr + 1;
```

```
mem out is id <= rd addr == 0;
        mem out is version <= rd addr == 1;
      end
 end
  always @( posedge clock or negedge reset ) begin
    if (rd en ) begin
     memory out <= stim expect memory[rd addr];</pre>
   end
  end
  initial
 begin
    stim expect memory loaded <= 0;
    $display("VECTOR FILE= %s", VECTOR FILE);
    if ( VECTOR RADIX == 0 ) begin
      $readmemb(VECTOR FILE, stim expect memory);
    end
    else begin
      $readmemh(VECTOR FILE, stim expect memory);
    end
    stim expect memory loaded <= 1;
  end
  initial
begin
    @ stim expect memory loaded
   if ( $test$plusargs("show_stim_expect_memory_init_state") ) begin
      $display("Initial state of vector file %s ", VECTOR FILE);
                                                             mem addr
     for (
                 mem addr = 0; mem addr < MEM DEPTH;</pre>
= mem addr + 1) begin
        $display("mem[%d] = %x", mem addr,
stim expect memory[mem addr]);
     end
    end
  end
  endmodule
```

```
// Testbench module
   module tb();
     parameter SIM TIMEOUT CNT = 100;
     parameter STIM MEM WIDTH = 9;
     parameter STIM ADDR WIDTH = 0;
     parameter STIM_VECTOR_ID = 0;
     parameter STIM_VECTOR VERSION = 0;
     parameter STIM VECTOR NAME = "stim";
     parameter STIM_VECTOR FILE = "stim output.vec";
     parameter STIM VECTOR RADIX = 0;
     parameter STIM VECTOR MAX ERR = 0;
     parameter EXP MEM WIDTH = 9;
     parameter EXP ADDR WIDTH = 0;
     parameter EXP VECTOR ID = 0;
     parameter EXP_VECTOR_VERSION = 0;
     parameter EXP VECTOR NAME = "exp";
     parameter EXP_VECTOR_FILE = "exp output.vec";
     parameter EXP_VECTOR_RADIX = 0;
     parameter EXP VECTOR MAX ERR = 0;
     reg clk;
     reg testbench reset;
     reg rand valid;
     integer file mcd;
     integer report file mcd;
     integer cycle cnt;
     reg [EXP ADDR WIDTH - 1:0] exp dut i match count;
     reg [EXP ADDR WIDTH - 1:0] exp dut i mismatch count;
     reg [EXP ADDR WIDTH - 1:0] exp dut i transaction count;
     reg exp dut i mismatch;
     wire expect out valid;
     wire rd en;
     wire version err;
     wire id err;
     wire stop sim = cycle cnt >= SIM TIMEOUT CNT;
     wire dut i in in v;
     wire [7:0] dut i in in d;
     wire dut i out out v;
     wire dut i out out v expect;
     wire [7:0] dut i out out d;
     wire [7:0] dut i out out d expect;
```

```
wire dut i out out v mismatch en = dut i out out v !=
dut i out out v expect;
  wire dut i out out d mismatch en = dut i out out d !=
dut i out out d expect;
  wire dut i out out v match en = dut i out out v ==
dut i out out v expect;
  wire dut i out out d match en = dut i out out d ==
dut i out out d expect;
  assign rd en = rand valid;
  dut1 dut i(.clk(clk),
             .in d(dut i in in d),
             .in v(dut i in in v),
             .out d(dut i out out d),
             .out v(dut i out out v));
  stim expect mem template #(STIM MEM WIDTH,
                           STIM ADDR WIDTH,
                           STIM VECTOR ID,
                            STIM VECTOR VERSION,
                           STIM VECTOR NAME,
                           STIM VECTOR FILE,
                           STIM VECTOR RADIX)
                            stim dut i(.clock(clk),
                                       .id err(id err),
                                       .rd en(rd en),
                                       .reset (testbench reset),
                                       .valid(expect out valid),
.vector out({dut i in in v,dut i in in d}),
                                       .version err(version err));
  stim expect mem template # (EXP MEM WIDTH,
                           EXP ADDR WIDTH,
                           EXP VECTOR ID,
                           EXP VECTOR VERSION,
                           EXP VECTOR NAME,
                           EXP VECTOR FILE,
                           EXP VECTOR RADIX)
                           exp dut i(.clock(clk),
                                      .id err(id err),
                                      .rd en(rd en),
                                      .reset (testbench reset),
                                      .valid(expect out valid),
```

```
.vector out({dut i out out v expect,dut i out out d expect}),
                                     .version err(version err));
 always @( posedge clk or negedge testbench reset ) begin
    if ( ~testbench reset ) begin
     cycle cnt <= 0;
   end
   else begin
     cycle cnt <= cycle cnt + 1;
   end
 end
 initial
begin
    $system("time stamp: +20%y %m %d");
   clk = 0;
   rand valid = 1;
   testbench reset = 1;
   #10 testbench reset = 0;
   #20 testbench reset = 1;
   file mcd = $fopen("vectors.txt");
   if (file mcd == 0) begin
     $display("Error opening vectors.txt file");
     $finish;
   end
    $display(file mcd, "Dut outputs vs expected vectors:\n");
   report file mcd = $fopen("report.txt");
    $dumpfile("wavesDefaultOutputFile dump"); //default dump file
   $dumpvars(0, tb);
   $dumpon;
   exp dut i match count = 0;
   exp dut i mismatch count = 0;
   exp dut i transaction count = 0;
 end
 always @( posedge clk ) begin
   $fdisplay(file mcd, "dut name: %s", "dut i", " expect vector name:
%s", "exp dut i", "\n");
```

```
$fdisplay(file mcd, "dut output: %b", dut i out out v, "expected
output: %b", dut i out out v expect);
    $fdisplay(file mcd, "dut output: %b", dut i out out d, "expected
output: %b", dut i out out d expect);
  end
  always @( posedge clk ) begin
    if (stop sim ) begin
      $fdisplay(report file mcd, "Status for expect vector %s",
"exp dut i", "associated to dut %s", "dut i", ":\n");
      $fdisplay(report file mcd, "Total number of comparisons: %b",
exp dut i transaction count, " out of which, passed: %b",
exp dut i match count, "\nOverall: %s",
exp dut i mismatch count?"failed":"passed");
   end
  end
  always #10 clk = ~clk; //clk generator
 always @( posedge clk or negedge testbench reset ) begin
    if ( ~testbench reset ) begin
     exp dut i mismatch count = {EXP ADDR WIDTH {1'b0}};
    end
    else begin
      if ( dut i out out v mismatch en ) begin
       exp dut i transaction count = exp dut i transaction count +
1'b1;
       exp dut i mismatch count = exp dut i mismatch count + 1'b1;
        $display("mismatch detected: dut %s shows value %b; evepect
vector %s shows value %b\n ", "dut i", dut i out out v, "exp dut i",
dut i out out v expect);
      if ( dut i out out d mismatch en ) begin
       exp dut i transaction count = exp dut i transaction count +
1'b1;
       exp dut i mismatch count = exp dut i mismatch count + 1'b1;
        $display("mismatch detected: dut %s shows value %b; evepect
vector %s shows value %b\n ", "dut i", dut i out out d, "exp dut i",
dut i out out d expect);
      end
      if (exp dut i mismatch count > EXP VECTOR MAX ERR ) begin
```

```
$display("Maximum number or errors allowed for vector %s has
been reached", "exp dut i");
      end
    end
  end
  always @( posedge clk or negedge testbench reset ) begin
    if ( ~testbench reset ) begin
      exp dut i match count = {EXP ADDR WIDTH {1'b0}};
    end
    else begin
      if ( dut i out out v match en ) begin
        exp dut i transaction count = exp dut i transaction count +
1'b1;
       exp dut i match count = exp dut i match count + 1'b1;
       $display("match detected: dut %s shows value %b; evepect vector
%s shows value %b\n ", "dut i", dut i out out v, "exp dut i",
dut i out out v expect);
      end
      if ( dut i out out d match en ) begin
       exp dut i transaction count = exp dut i transaction count +
1'b1;
       exp dut i match count = exp dut i match count + 1'b1;
       $display("match detected: dut %s shows value %b; evepect vector
%s shows value %b\n ", "dut i", dut i out_out_d, "exp_dut_i",
dut i out out d expect);
      end
    end
  end
  endmodule
```

```
set_testbench_verilog_filename(name);
DESCRIPTION:
```

The default name of the Verilog module and the filename for the testbench is the name of the CSL Testbench class. This command can be used to override the default testbench name with *name*. Use csl_include to add an include file containing Verilog code to the Verilog testbench.

[CSL Testbench Syntax and Command Summary]

EXAMPLE:

In this example the name for the verilog file is set to "testbench".

CSL CODE

```
csl unit dut{
     csl_port in v(input,1), in d(input, 8);
     csl port out v(output, 1), out d(output, 8);
     csl port clk(input);
   dut(){
   clk.set_attr(clock);}
   csl vector stim{
     stim(){
       set unit name ( dut );
       set direction ( input );
     }
   };
   csl_vector exp{
     exp(){
       set unit name ( dut );
       set_direction ( output );
   }
   };
   csl testbench tb{
     csl_signal clk(reg);
     dut dut i;
     tb(){
       clk.set attr(clock);
       add logic(clock, clk, 10, ps);
       set testbench verilog filename("testbench");
     } };
VERILOG CODE
```

```
add_logic(generate_waves, filename, wave_type);
DESCRIPTION:
```

Sets the wave generator to dump waves in an output file specified by the *filename* parameter. The wave format is specified by the wave_type parameter as shown in Table 1.5. Default is to dump waves for every signal and port from the top design below.

[CSL Testbench Syntax and Command Summary]

TABLE 1.5 Wave types

wave_type	generated wave format
fsdb	generates fsdb wave format
ved	generates vcd wave format

EXAMPLE:

This example creates a dump file named *wave.dump*, which contains the generated waves with type *vcd*.

CSL CODE

```
csl unit dut{
  csl port in v(input, 1), in d(input, 8);
  csl_port out v(output, 1), out d(output, 8);
  csl port clk(input);
dut(){
clk.set_attr(clock);}
};
csl vector stim{
  stim(){
    set_unit_name( dut );
    set direction( input );
  }
};
csl vector exp{
  exp(){
    set unit name( dut );
    set direction( output );
  }
};
csl testbench tb{
  csl signal clk(reg);
  dut dut i;
    tb(){
    clk.set attr(clock);
    add_logic(clock,clk,10,ps);
```

```
add_logic(generate_waves,"wave.vcd", vcd);
}

VERILOG CODE
```

Tb testbench file:

```
module tb();
  parameter SIM TIMEOUT CNT = 100;
  parameter STIM MEM WIDTH = 9;
  parameter STIM ADDR WIDTH = 0;
  parameter STIM VECTOR ID = 0;
  parameter STIM VECTOR VERSION = 0;
  parameter STIM VECTOR NAME = "stim";
  parameter STIM VECTOR FILE = "stim data out";
  parameter STIM VECTOR RADIX = 0;
  parameter STIM VECTOR MAX ERR = 0;
  parameter EXP MEM WIDTH = 9;
  parameter EXP_ADDR WIDTH = 0;
  parameter EXP VECTOR ID = 0;
  parameter EXP VECTOR VERSION = 0;
  parameter EXP VECTOR NAME = "exp";
  parameter EXP VECTOR FILE = "exp data out";
  parameter EXP VECTOR RADIX = 0;
  parameter EXP VECTOR MAX ERR = 0;
  req clk;
  reg testbench reset;
  reg rand valid;
  integer file mcd;
  integer report file mcd;
  integer cycle cnt;
  reg [EXP ADDR WIDTH - 1:0] exp dut i match count;
  reg [EXP ADDR WIDTH - 1:0] exp dut i mismatch count;
  reg [EXP ADDR WIDTH - 1:0] exp dut i transaction count;
  reg exp dut i mismatch;
  wire expect out valid;
  wire rd en;
  wire version err;
  wire id err;
  wire stop sim = cycle cnt >= SIM TIMEOUT CNT;
  wire dut i in in v;
```

```
wire [7:0] dut i in in d;
  wire dut i out out v;
 wire dut i out out v expect;
 wire [7:0] dut i out out d;
  wire [7:0] dut i out out d expect;
  wire dut i out out v mismatch en = dut i out out v !=
dut i out out v expect;
  wire dut i out out d mismatch en = dut i out out d !=
dut i out out d expect;
  wire dut i out out v match en = dut i out out v ==
dut i out out v expect;
  wire dut i out out d match en = dut i out out d ==
dut i out out d expect;
  assign rd en = rand valid;
  dut dut i(.clk(clk),
            .in d(dut i in in d),
            .in v(dut i in in v),
            .out d(dut i out out d),
            .out v(dut i out out v));
  stim expect mem template #(STIM MEM WIDTH,
                           STIM ADDR WIDTH,
                            STIM VECTOR ID,
                            STIM VECTOR VERSION,
                           STIM VECTOR NAME,
                            STIM VECTOR FILE,
                            STIM VECTOR RADIX)
                            stim dut i(.clock(clk),
                                       .id err(id err),
                                       .rd en(rd en),
                                       .reset (testbench reset),
                                       .valid(expect out valid),
.vector out({dut i in in v,dut i in in d}),
                                       .version err(version err));
  stim expect mem template #(EXP MEM WIDTH,
                           EXP ADDR WIDTH,
                           EXP VECTOR ID,
                           EXP VECTOR VERSION,
                           EXP VECTOR NAME,
                           EXP VECTOR FILE,
                            EXP VECTOR RADIX)
```

```
exp dut i(.clock(clk),
                                     .id err(id err),
                                     .rd en(rd en),
                                     .reset (testbench reset),
                                     .valid(expect out valid),
.vector out({dut i out out v expect,dut i out out d expect}),
                                     .version err(version err));
 always @( posedge clk or negedge testbench reset ) begin
   if ( ~testbench reset ) begin
     cycle cnt <= 0;
   end
   else begin
     cycle cnt <= cycle cnt + 1;
   end
 end
 initial
begin
  $system("time stamp: +20%y %m %d");
   clk = 0;
   rand valid = 1;
   testbench reset = 1;
   #10 testbench reset = 0;
   #20 testbench reset = 1;
   file mcd = $fopen("vectors.txt");
   if (file mcd == 0) begin
     $display("Error opening vectors.txt file");
     $finish:
   end
   $display(file mcd, "Dut outputs vs expected vectors:\n");
   report file mcd = $fopen("report.txt");
   $dumpfile("wave.dump dump"); // create wave.dump file
   $dumpvars(0, tb);
   $dumpon;
   exp dut i match count = 0;
   exp dut i mismatch count = 0;
   exp dut i transaction count = 0;
 end
```

```
always @ ( posedge clk ) begin
   $fdisplay(file mcd, "dut name: %s", "dut i", " expect vector name:
%s", "exp dut i", "\n");
    $fdisplay(file mcd, "dut output: %b", dut i out out v, "expected
output: %b", dut i out out v expect);
    $fdisplay(file mcd, "dut output: %b", dut i out out d, "expected
output: %b", dut i out out d expect);
  end
  always @( posedge clk ) begin
    if (stop sim ) begin
      $fdisplay(report file mcd, "Status for expect vector %s",
"exp dut i", "associated to dut %s", "dut i", ":\n");
      $fdisplay(report file mcd, "Total number of comparisons: %b",
exp dut i transaction count, " out of which, passed: %b",
exp dut i match count, "\nOverall: %s",
exp dut i mismatch count?"failed":"passed");
    end
  end
  always #10 clk = ~clk;
  always @( posedge clk or negedge testbench reset ) begin
    if ( ~testbench reset ) begin
     exp dut i mismatch count = {EXP ADDR WIDTH {1'b0}};
    end
    else begin
      if ( dut i out out v mismatch en ) begin
        exp dut i transaction count = exp dut i transaction count +
1'b1;
        exp dut i mismatch count = exp dut i mismatch count + 1'b1;
        $display("mismatch detected: dut %s shows value %b; evepect
vector %s shows value %b\n ", "dut i", dut i out out v, "exp dut i",
dut i out out v expect);
      if ( dut i out out d mismatch en ) begin
       exp dut i transaction count = exp dut i transaction count +
1'b1;
       exp dut i mismatch count = exp dut i mismatch count + 1'b1;
```

```
$display("mismatch detected: dut %s shows value %b; evepect
vector %s shows value %b\n ", "dut i", dut i out out d, "exp dut i",
dut i out out d expect);
      end
      if (exp dut i mismatch count > EXP VECTOR MAX ERR ) begin
        $display("Maximum number or errors allowed for vector %s has
been reached", "exp dut i");
      end
    end
  end
  always @( posedge clk or negedge testbench reset ) begin
    if ( ~testbench reset ) begin
      exp dut i match count = {EXP ADDR WIDTH {1'b0}};
    end
    else begin
      if (dut i out out v match en ) begin
        exp dut i transaction count = exp dut i transaction count +
1'b1;
       exp dut i match count = exp dut i match count + 1'b1;
       $display("match detected: dut %s shows value %b; evepect vector
%s shows value %b\n ", "dut i", dut i out out v, "exp dut i",
dut i out out v expect);
      end
      if ( dut i out out d match en ) begin
        exp dut i transaction count = exp dut i transaction count +
1'b1;
       exp dut i match count = exp dut i match count + 1'b1;
       $display("match detected: dut %s shows value %b; evepect vector
%s shows value %b\n ", "dut i", dut i out out d, "exp dut i",
dut i out out d expect);
      end
    end
  end
  endmodule
```

8/19/10 21

add_logic(generate_report); DESCRIPTION:

This will create a report generator that will output simulation details related to testing elements on the testbench (vectors and state data) and DUT's responses.

[CSL Testbench Syntax and Command Summary]

EXAMPLE:

```
CSL CODE
   csl_unit dut{
     csl port in v(input, 1), in d(input, 8);
     csl port out v(output, 1), out d(output, 8);
     csl port clk(input);
     dut(){
   clk.set attr(clock);}
   };
   csl vector stim{
     stim(){
       set unit name (dut);
       set direction (input);
     }
   };
   csl vector exp{
     exp() {
       set unit name (dut);
       set direction (output);
        }
   };
   csl testbench tb{
     csl signal clk(reg);
     dut dut i;
     tb(){
       clk.set_attr(clock);
       add logic(clock, clk, 10, ps);
       add logic(generate report);
   };
```

VERILOG CODE

22