# Introduction to Digital Logic EECS/CSE 31L

Homework 3
Finite State Machine
Course Instructor: Pooria M.Yaghini
Henry Samueli School of Engineering
University of California, Irvine
Nov 22, 2014
Due on Monday 12/01/2014, 11:30 pm

### 1 Designing a state machine (points 50)

This question evaluates your ability to write a FSM in VHDL. Based on following entity and Figure 1 write the ARCHITECTURE part for this mealy FSM.

```
library ieee;
use IEEE . std_logic_1164 . all ;
ENTITY mealy is
port (
         clk : IN std_logic ;
         reset: IN std_logic;
         input : IN std_logic;
         output : OUT std_logic
END mealy;
ARCHITECTURE mealy_arch OF mealy IS
         TYPE state IS (zero, one, two, three);
         SIGNAL pr_state, nx_state: state;
BEGIN
     ---Lower Section-
         PROCESS(clk, rst)
         BEGIN
                   IF (reset = '1') THEN
                            pr_state <= zero;
                   ELSIF (clk'EVENT AND clk = '1') THEN
                             pr_state <= nx_state;</pre>
                   END IF;
         END PROCESS;
       -Upper Section-
         PROCESS(pr_state, input)
         BEGIN
                   CASE pr_state IS
                             WHEN zero =>
                                      IF (input = '0') THEN
                                                nx_state <= one;
                                                output <= '0';
                                       ELSE
                                                nx_state <= two;
                                                output <= '1';
                                       END IF:
                             WHEN one =>
                                      IF (input = '0') THEN
                                                nx_state <= three;
                                                output <= '0';
                                       ELSE
                                                nx_state <= one;
                                                output <= '0';
                                       END IF:
                             WHEN two =>
                                       IF (input = '0') THEN
                                                nx_state <= two;
                                                output <= '1';
```


# Derek Yang 63118832

```
ELSE
                            nx_state <= three;
                             output <= '0';
                   END IF:
         WHEN three =>
                   IF (input = '0') THEN
                            nx_state <= three;
                            output <= '1';
                   ELSE
                            nx_state <= zero;
                             output <= '1';
                   END IF:
END CASE;
```

**END PROCESS**;

END mealy\_arch;

#### Figure 1: FSM model



# 2 Traffic Lights (points 50)

In this question, we complete the traffic light controller example at the end of lecture 6. Please answer the following questions.

I) How many modes of operation are there?

There are 3 modes of operation: regular(clk), test(test) and standby mode(stby).

II) Fill the blanks (A, B, C, D, E and F).

A. GENERIC

B. SIGNAL

C. YY

D. pr\_state, test

E. r2 <= '1'; y2 <= '0'; g2 <= '0';

F. END CASE;

III) Which states(RG, RY, GR, YR, YY) belong to each mode of operation?

Regular Mode: RG, RY, GR, and YR. Test Mode: RG, RY, GR, YR and YY. Standby Mode: RY, YR and YY.

```
library ieee;
use IEEE . std_logic_1164 . all ;
ENTITY tlc IS
GENERIC(
timeRG: POSITIVE:= 1800;
timeRY: POSTIVE := 300;
timeGR: POSITIVE:= 2700;
timeYR: POSITIVE:= 300;
timeTEST: POSITIVE:= 60;
timeMAX : POSITIVE := 2700);
PORT (
clk , stby ,test ,: IN STD_LOGIC ;
r1 ,r2 ,y1 ,y2 ,g1 ,g2: OUT STD_LOGIC );
END tlc;
ARCHITECTURE fsm of tlc IS
TYPE state IS ( RG , RY ,GR , YR , YY ):
```

# Derek Yang 63118832

```
SIGNAL pr_state , nx_state : state ; SIGNAL timer : INTEGER RANGE 0 TO timeMAX ;
BEGIN
---Lower section of FSM ---
PROCESS ( clk , stby )
VARIABLE count : INTEGER RANGE 0 to timeMAX ;
               IF ( stby ='1 ') THEN
                             pr_state <= YY;
                             count :=0;
               ELSIF (clk ' EVENT AND clk ='1 ') THEN
              count := count +1;

IF ( count >= timer ) THEN
                             pr_state <= nx_state ;
                             count := 0;
                             END IF;
               END IF;
END PROCESS:
---Upper section of FSM ---
PROCESS (pr_state, test)
BEGIN
               CASE pr_state IS
                             WHEN RG =>
                                            r1 <= '1 '; y1 <= '0 '; g1 < '0 ';
r2 <= '0 '; y2 <= '0 '; g2 <= '1 ';
                                            nx_state <= RY;
                                            IF (test ='0') THEN
                                                          timer <= timeRG;
                                            ELSE
                                                          timer <= timeTEST;
                                            END IF:
                             WHEN RY =>
                                           => r1 <= '1 '; y1 <= '0 '; g1 < '0 ';
r2 <= '0 '; y2 <= '1 '; g2 <= '0 ';
nx_state <= GR;
IF ( test = '0 ') THEN
                                                          timer <= timeRY;
                                            ELSE
                                                          timer <= timeTEST;
                                            END IF;
                             WHEN GR =>
                                            r1 <= '0 '; y1 <= '0 '; g1 < '1 ';
r2 <= '1 '; y2 <= '0 '; g2 <= '0 ';
                                            nx_state <= TR;
                                            IF (test = '0') THEN
                                                          timer <= timeGR;
                                            ELSE
                                                          timer <= timerTEST;
                                            END IF;
                             WHEN YR =>
                                           r1 <= '0 '; y1 <= '1 '; g1 <= '0 ';
r2 <= '1' ; y2 <= '0' ; g2 <= '0';
nx_state <= RG;
                                            IF (test = '0') THEN
                                                          timer <= timeYR;
                                            ELSE
                                                          timer <= timeTEST;
                                            END IF;
                             WHEN YY =>
                                            r1 <= '0 '; y1 <= '1 '; g1 < '0 ';
r2 <= '0 '; y2 <= '1 '; g2 <= '0 ';
timer <= timeTEST;
                                            nx_state <= RY;
              END CASE;
END PROCESS;
END fem;
```