

SN74CBTLV3257 LOW-VOLTAGE 4-BIT 1-OF-2 FET MULTIPLEXER/DEMULTIPLEXER

SCDS040I - DECEMBER 1997 - REVISED OCTOBER 2003

- 5-Ω Switch Connection Between Two Ports
- Rail-to-Rail Switching on Data I/O Ports
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)



	_		
s[1	U ₁₆] _{Vcc}
1B1 [2	15] OE
1B2 [3	14] 4B1
1A [4	13] 4B2
2B1 [5	12] 4A
2B2 [6	11] 3B1
2A [7	10] 3B2
GND [8	9] 3A
	_		l



description/ordering information

The SN74CBTLV3257 is a 4-bit 1-of-2 high-speed FET multiplexer/demultiplexer. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The select (S) input controls the data flow. The FET multiplexers/demultiplexers are disabled when the output-enable (\overline{OE}) input is high.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	QFN – RGY	Tape and reel	SN74CBTLV3257RGYR	CL257	
	colo p	Tube	SN74CBTLV3257D	ODTI \ /0057	
4000 1- 0500	SOIC - D	Tape and reel	SN74CBTLV3257DR	CBTLV3257	
-40°C to 85°C	SSOP (QSOP) – DBQ	Tape and reel	SN74CBTLV3257DBQR	CL257	
	TSSOP - PW	Tape and reel	SN74CBTLV3257PWR	CL257	
	TVSOP – DGV	Tape and reel	SN74CBTLV3257DGVR	CL257	

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SCDS040I - DECEMBER 1997 - REVISED OCTOBER 2003


FUNCTION TABLE

INPU	JTS	FUNCTION		
OE	S	FUNCTION		
L	L	A port = B1 port		
L	Н	A port = B2 port		
Н	Χ	Disconnect		

logic diagram (positive logic)



simplified schematic, each FET switch



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Continuous channel current	
Input clamp current, I_{IK} ($V_{I/O}$ < 0)	–50 mA
Package thermal impedance, θ _{JA} (see Note 2): D package	73°C/W
(see Note 2): DBQ package	90°C/W
(see Note 2): DGV package	120°C/W
(see Note 2): PW package	108°C/W
(see Note 3): RGY package	39°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with JESD 51-7.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-5.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Vcc	V _{CC} Supply voltage		2.3	3.6	V	
	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		1.7		,,	
VIH	High-level control input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		V	
.,	Low-level control input voltage $ \frac{V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}}{V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}} $			0.7	.,	
VIL				8.0	V	
T _A Operating free-air temperature		-40	85	°C		

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SN74CBTLV3257 LOW-VOLTAGE 4-BIT 1-OF-2 FET MULTIPLEXER/DEMULTIPLEXER

SCDS040I - DECEMBER 1997 - REVISED OCTOBER 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAR	AMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
VIK		V _C C = 3 V,	I _I = -18 mA				-1.2	V
lį		V _{CC} = 3.6 V,	$V_I = V_{CC}$ or GND				±1	μΑ
l _{off}		$V_{CC} = 0$,	V_{I} or $V_{O} = 0$ to 3.6 \	/			15	μΑ
ICC		$V_{CC} = 3.6 \text{ V},$	I _O = 0,	$V_I = V_{CC}$ or GND			10	μΑ
∆lcc [‡]	Control inputs	$V_{CC} = 3.6 \text{ V},$	One input at 3 V,	Other inputs at V _{CC} or GND			300	μΑ
Ci	Control inputs	V _I = 3 V or 0				3		pF
	A port	V 0.V - = 0				10.5		
C _{io(OFF)}	B port	$V_{O} = 3 \text{ V or } 0,$	OE = V _{CC}		5.5	5.5		pF
		.,	V- 0	I _I = 64 mA		5	8	
		$V_{CC} = 2.3 \text{ V},$ TYP at $V_{CC} = 2.5 \text{ V}$	V _I = 0	I _I = 24 mA		5	8	
r _{on} §			V _I = 1.7 V,	I _I = 15 mA		27	40	Ω
lons		V _{CC} = 3 V	., .	I _I = 64 mA		5	7	72
			V = 0	I _I = 24 mA		5	7	
			V _I = 2.4 V,	I _I = 15 mA		10	15	

 $[\]overline{\dagger}$ All typical values are at V_{CC} = 3.3 V (unless otherwise noted), T_A = 25°C.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
	(INPUT)		MIN	MAX	MIN	MAX	
	A or B¶	B or A		0.15		0.25	
^t pd	S	A or B	1.8	6.1	1.8	5.3	ns
t _{en}	S	A or B	1.7	6.1	1.7	5.3	ns
^t dis	S	A or B	1	4.8	1	4.5	ns
t _{en}	ŌĒ	A or B	1.9	5.6	2	5	ns
^t dis	ŌĒ	A or B	1	5.5	1.6	5.5	ns

[¶] The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

 $^{^{\}ddagger}$ This is the increase in supply current for each input that is at the specified voltage level, rather than V $_{
m CC}$ or GND.


[§] Measured by the voltage drop between the A and the B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.


PARAMETER MEASUREMENT INFORMATION




TEST	S1
t _{PLH} /t _{PHL}	Open
tPLZ/tPZL	2×V _{CC}
tPHZ/tPZH	GND


VCC	CL	RL	${f v}_{\Delta}$
2.5 V \pm 0.2 V	30 pF	500 Ω	0.15 V
3.3 V \pm 0.3 V	50 pF	500 Ω	0.3 V





VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS





VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_f \leq$ 2 ns, $t_f \leq$ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpl 7 and tpH7 are the same as tdis.
 - F. tpZL and tpZH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.
 - H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE




NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- The package thermal performance may be enhanced by bonding the thermal die pad to an external thermal plane.


 This pad is electrically and thermally connected to the backside of the die and possibly selected ground leads.
 - E. Package complies to JEDEC MO-241 variation BB.



D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

8 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012

DBQ (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-137.



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated