

Projeto e Simulação do Banco de Registradores RISC-V em VHDL

Dérick Daniel Silva de Andrade - 23/1003522

CIC0099 - Organização e Arquitetura de Computadores

Constante zero

A simulação da constante zero no XREGS[0] foi feita a partir da atribuição inicial do valor zero neste registrador e, ao tentar atribuir um valor, só é possível se satisfizer as três condições de ser a subida de clock, o sinal de escrita estar ativado e o registrador de destino for diferente de zero, senão, não é escrito, assim mantendo o valor original zero.

Código do XREG

```
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4  use ieee.numeric_std.all;
5
6  entity XREGS is
7  generic (WSIZE : natural := 32);
8  port (
9  clk, wren    : in std_logic;
10 rs1, rs2, rd : in std_logic_vector(4 downto 0);
11 data         : in std_logic_vector(WSIZE-1 downto 0);
12 ro1, ro2     : out std_logic_vector(WSIZE-1 downto 0));
13 end XREGS;
14
15 ARCHITECTURE arch OF XREGS IS
16 TYPE reg is array (31 downto 0) of std_logic_vector(31 downto 0);
17
18 signal registrador : reg := (others => (others => '0'));
19 signal address1    : integer range 0 to 31;
20 signal address2    : integer range 0 to 31;
21 signal addressd    : integer range 0 to 31;
22
23 begin
24   process(clk, wren, rs1, rs2, rd, data)
25   begin
26     addressd <= to_integer(unsigned(rd));
27     if (rising_edge(clk) and addressd /= 0 and wren = '1') then
28       registrador(addressd) <= data;
29     end if;
30   end process;
31
32   address1 <= to_integer(unsigned(rs1));
33   address2 <= to_integer(unsigned(rs2));
34   ro1      <= registrador(address1);
35   ro2      <= registrador(address2);
36 end arch;
```

Código do Testbench

```
1  library IEEE;
2  use IEEE.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4  use ieee.numeric_std.all;
5
6  entity testbench is
7  end testbench;
8
9  architecture tb of testbench is
10
11  component XREGS is
12      generic (MSIZE : natural := 32);
13      port(clk, wren: in std_logic;
14           rs1, rs2, rd: in std_logic_vector(4 downto 0);
15           data: in std_logic_vector(MSIZE-1 downto 0);
16           ro1, ro2: out std_logic_vector(MSIZE-1 downto 0));
17  end component;
18
19  signal clk_tb : std_logic           := '0';
20  signal wren_tb : std_logic          := '0';
21  signal rs1_tb : std_logic_vector(4 downto 0) := (others => '0');
22  signal rs2_tb : std_logic_vector(4 downto 0) := (others => '0');
23  signal rd_tb : std_logic_vector(4 downto 0) := (others => '0');
24  signal ro1_tb : std_logic_vector(31 downto 0) := (others => '0');
25  signal ro2_tb : std_logic_vector(31 downto 0) := (others => '0');
26  signal data_tb : std_logic_vector(31 downto 0) := (others => '0');
27
28  begin
29
30      uut: XREGS port map(clk => clk_tb,
31                          wren => wren_tb,
32                          rs1 => rs1_tb,
33                          rs2 => rs2_tb,
34                          rd => rd_tb,
35                          data => data_tb,
36                          ro1 => ro1_tb,
37                          ro2 => ro2_tb);
38
39      process
40      begin
41          wren_tb <= '1';
42          for I in 0 to 31 loop
43              clk_tb <= '0';
44              data_tb <= std_logic_vector(to_unsigned((I + 1), 32)); -- I + 1 para colocar algo diferente de 0 no reg zero
45              rd_tb <= std_logic_vector(to_unsigned(I, 5));
46              wait for 1 ns;
47              clk_tb <= '1';
48              wait for 1 ns;
49          end loop;
50
51          wren_tb <= '0';
52          for I in 0 to 31 loop
53              clk_tb <= '0';
54              rs1_tb <= std_logic_vector(to_unsigned(I, 5));
55              rs2_tb <= std_logic_vector(to_unsigned(I, 5));
56              wait for 1 ns;
57              clk_tb <= '1';
58              if I /= 0 then
59                  assert ro1_tb = std_logic_vector(to_unsigned((I + 1), 32)) report "falhou" severity error; -- se o I for diferente de 0, testa se o valor no reg é I + 1
60                  assert ro2_tb = std_logic_vector(to_unsigned((I + 1), 32)) report "falhou" severity error;
61              else
62                  assert ro1_tb = X"00000000" report "falhou" severity error; -- senão, testa se o valor do reg zero é 0
63                  assert ro2_tb = X"00000000" report "falhou" severity error;
64              end if;
65              wait for 1 ns;
66          end loop;
67
68          wait;
69      end process;
70  end tb;
```