

Derek Albosta

1)  
subi

RegDst	Branch	MemRead	MemToReg	ALUOp1	ALUOp2	MemWrite	ALUSrc	RegWrite
0	0	0	0	0	1	0	1	1

no wiring needed

2)  
jr

RegDst	Branch	MemRead	MemToReg	ALUOp1	ALUOp2	MemWrite	ALUSrc	RegWrite	J
ump									
0	0	1	0	0	0	0	0	0	1

wiring needed to go back and jump to register. multiplexer needed to differentiate  
Sw/Lw shift. (on image)

3)  
 a)  $\text{MemWrt} = (\text{Op0} * \neg \text{Op1} * \text{Op2} * \neg \text{Op3} * \text{Op4} * \text{Op5})$   
 b)  $\text{ALUSrc} = (\text{Op0} * \neg \text{Op1} * (\text{Op2} + \neg \text{Op2}) * \neg \text{Op3} * \text{Op4} * \text{Op5})$   
 c)  $\text{MemtoReg} = (\text{Op0} * \neg \text{Op1} * \neg \text{Op2} * \neg \text{Op3} * \text{Op4} * \text{Op5})$

