Parallel Computing with GPUs

Profiling



Dr Paul Richmond http://paulrichmond.shef.ac.uk/teaching/COM4521/

Credits

- ☐ The code and much of the content from this lecture is based on the GTC2016 Talk by C. Angerer and J. Progsch (NVIDIA)
 - □S6112 CUDA Optimisation with NVIDIA Nsight for Visual Studio
 - ☐ Provided by NVIDIA with thanks to Joe Bungo
- ☐ Content has been adapted to use Visual Profiler Guided Analysis where possible
- □Additional steps and analysis have been added



Learning Objectives

- ☐ Understand the key performance metrics of GPU code.
- ☐ Understand profiling metrics and relate this to approaches which they have already learnt to address limiting factors in their code.
- □ Appreciate memory vs compute bound code and be able to recognise factors which contribute to this.



☐ Profiling Introduction

☐The Problem

☐ Visual Profiler Guided Analysis

☐ Iteration 1


☐ Iteration 2

☐ Iteration 3

☐ Iteration 4



The APOD Cycle





CUDA Profiling Options


□Visual Profiler (1 st choice)
☐Stand alone cross platform (java on Eclipse) program
☐ Guided performance analysis
☐ Links to CUDA best practice guide
☐ Limited support for the latest Turing/Ampere GPU architectures
□NVProf
☐Command line profiler
Results can be visualised in Visual Profiler
□Visual Studio Nsight Profiler □Built into visual studio
□ Detailed kernel and source level analysis (more than Visual Profiler) □ Unguided
□Nsight Compute
☐ Modern CUDA profiler to replace visual profiler
☐Standalone cross platform program
☐Only supports Volta+ architectures (Uni machines are the previous Pascal arch)



Changes to your code

☐ If you want to associate profile information with source line

- □--lineinfo argument
- ☐ Works in release mode
- ☐ Must flush GPU buffers
 - ☐cudaDeviceReset()
 - ☐At end of program
- □Only profile in Release mode!









- □Our GPU program is like a factory assembly line
 □Data in and data out (in a new form)
 □Skilled operators (multi processors) doing stuff with chunks of the data
 - ☐Both the belt and people have maximum operating speed

- □ Ideal situation
 - ☐ Conveyor belt runs at full speed
 - ☐Skilled operators always 100% busy

What is likely to affect this model?



Potential Performance Limiters

Memory
☐ Program limited by memory bandwidth
☐Can't get data to the registers on the device fast enough
☐ Are you using lots of global memory but not faster local memory caches? ☐ Have you exceed the amount of cache available?
Compute
☐Memory bandwidth well below peak
☐GPU is too busy performing compute
\square Have you got high levels of divergence with low warp execution efficiency?
Latency
☐Poor occupancy = not enough active threads
☐ Instruction execution stalls due to poor memory access patterns (sparse or poorly used data)
☐ Is problem size or block size too small? Are you using the memory bandwidth effectively (cache line utilisation)?



☐ Profiling Introduction

☐ The Problem

□ Visual Profiler Guided Analysis


☐ Iteration 1

☐ Iteration 2


☐ Iteration 3

☐ Iteration 4






☐ Grayscale Conversion






☐Blur: 7x7 Gaussian Filter




foreach pixel p:

```
G = weighted sum of p and its 48 neighbors p = G/256
```





☐ Edges: 3x3 Sobel Filters



foreach pixel p:

Gx = weighted sum of p and its 8 neighbors Gy = weighted sum of p and its 8 neighborsp = sqrt(Gx + Gy)

Weights for Gx:


-1	0	1
-2	0	2
-1	0	1

Weights for Gy:

1	2	1
0	0	0
-1	-2	-1













```
void gaussian_filter_7x7_v0(int w, int h, const uchar *src, uchar *dst)
  // Position of the thread in the image.
  const int x = blockIdx.x*blockDim.x + threadIdx.x;
  const int y = blockIdx.y*blockDim.y + threadIdx.y;
  // Early exit if the thread is not in the image.
  if(!in img(x, y, w, h))
    return;
  // Load the 48 neighbours and myself.
  int n[7][7];
  for( int j = -3; j <= 3; ++j)
   for( int i = -3 ; i <= 3 ; ++i )
      n[j+3][i+3] = in_{img}(x+i, y+j, w, h) ? (int) src[(y+j)*w + (x+i)] : 0;
  // Compute the convolution.
  int p = 0;
  for( int j = 0; j < 7; ++j)
   for( int i = 0 ; i < 7 ; ++i )</pre>
      p += gaussian filter[j][i] * n[j][i];
  // Store the result.
  dst[y*w + x] = (uchar) (p / 256);
```

What is good and what is bad?







```
void gaussian_filter_7x7_v0(int w, int h, const uchar *src, uchar *dst)
  // Position of the thread in the image.
  const int x = blockIdx.x*blockDim.x + threadIdx.x;
  const int y = blockIdx.y*blockDim.y + threadIdx.y;
  // Early exit if the thread is not in the image.
 if(!in img(x, y, w, h))
   return;
  // Load the 48 neighbours and myself.
 int n[7][7];
 for( int j = -3; j <= 3; ++j)
   for( int i = -3 ; i <= 3 ; ++i )
     n[j+3][i+3] = in_{img}(x+i, y+j, w, h) ? (int) src[(y+j)*w + (x+i)] : 0;
  // Compute the convolution.
 int p = 0;
 for( int j = 0; j < 7; ++j)
   for( int i = 0 ; i < 7 ; ++i )
     p += gaussian filter[j][i] * n[j][i];
 // Store the result.
 dst[y*w + x] = (uchar) (p / 256);
```

What is good and what is bad?



Profiling Machine

- ■NVIDIA GeForce GTX980
 - **□**GM200
 - ☐ Compute Capability SM5.2
- **□**CUDA 7.0
- **□**Windows 7
- ☐ Visual Studio 2013
- Nsight Visual Studio Edition 5.0




☐ Profiling Introduction


☐ The Problem


☐ Visual Profiler Guided Analysis


☐ Iteration 1











Results

Low Kernel Concurrency [0 ns / 5.94 ms = 0%]

The percentage of time when two kernels are being executed in parallel is low.

☐ We are using only a single stream

☐ Kernels have data dependencies so cant be executed in parallel

Low Compute Utilization [5.94 ms / 385.676 ms = 1.5%]

The multiprocessors of one or more GPUs are mostly idle.


☐ This is a problem


☐ The guided analysis will try and address this





More...

More..











Memory vs Compute vs Latency








What about occupancy?

- □Occupancy: "number of active warps over max warps supported"
- ☐ Increasing achieved occupancy can hide latency
 - ☐ More warps available for execution = more to hide latency
 - The warp issues
 - The warp waits (latency)









Occupancy

☐ In our case we are not achieving theoretical occupancy (we have latency) What is the problem here?










Occupancy

☐ In our case we have good occupancy but still high latency ☐ Schedulers cant find eligible warps at every cycle









GPU Utilization Is Limited By Memory Bandwidth

The following table shows the memory bandwidth used by this kernel for the various types of memory on the device. The table also shows the utilization of each memory type relative to the maximum throughput supported by the memory. The results show that the kernel's performance is potentially limited by the bandwidth available from one or more of the memories on the

Optimization: Try the following optimizations for the memory with high bandwidth utilization.

Shared Memory - If possible use 64-bit accesses to shared memory and 8-byte bank mode to achieved 2x throughput.


L2 Cache - Alian and block kernel data to maximize L2 cache efficiency.

Unified Cache - Reallocate texture data to shared or global memory. Resolve alignment and access pattern issues for global loads and stores.

Device Memory - Resolve alignment and access pattern issues for global loads and stores.

System Memory (via PCIe) - Make sure performance critical data is placed in device or shared memory.

Max






Transactions per access?


- ☐ Think back to Lecture 11
 - ☐ To get 100% efficiency our threads need to access consecutive 4 byte values
 - □32 Threads in warp accessing 4B each
 - □128B total via 4 L2 cache lines


```
__global___ void copy(float *odata, float* idata)
   int xid = blockIdx.x * blockDim.x + threadIdx.x;
   odata[xid] = idata[xid];
}
```



addresses from warp








Analysis

- ☐ The limiting factor of our code is L2 Throughput☐ There is nothing wrong with having high throughput☐ Except: There is not enough compute to hide this
 - ☐ We cant increase occupancy any further to hide this
- ☐ Solution: We need to reduce the time it takes to get data to the device to do compute on it. Either by
 - ☐ Moving data closer to the SMPs
 - ☐ Making our L2 reads/writes more efficient
 - ☐ Currently ~4-5 Transactions/Access
 - ☐Our L2 cache lines are being used ineffectively



Causes of Transaction per access: Striding?




```
__global___ void copy(float *odata, float* idata)
   int xid = (blockIdx.x * blockDim.x + threadIdx.x)* 2;
   odata[xid] = idata[xid];
}
```

☐ Lecture 11 example

- ☐Strides (like above) cause poor transactions per access
- ☐ In the above case 8 transactions where we could have used 4



Causes of Transaction per access: Offset?



```
__global___ void copy(float *odata, float* idata)
   int xid = blockIdx.x * blockDim.x + threadIdx.x + 1;
   odata[xid] = idata[xid];
}
```

Lecture 11 Example:


- ☐ If memory accesses are offset then parts of the cache line will be unused (shown in red) e.g.
- ☐ Use thread blocks sizes of multiples of 32!








Blocks are 8x8




Warps are 8x4




Why might this be a problem



What is our current data layout?




Warps are 8x4



threadIdx.x not consecutive within the warp



Overfetch from L2 Cache



Overfetch with L1 Caching



```
Line 245: src[(y+j)*w + (x+i)]
```

Line 245 for i=0, j=0: src[y*w + x]

Warp 1

Warp 2

	0	1	2	3	4	5	6	7												
	8	9	10	11	12	13	14	15												
1	16	17	18	19	20	21	22	23												
	24	25	26	27	28	29	30	31												
	32	33	34	35	36	37	38	39												
	40	41	42	43	44	45	46	47												
	48	49	50	51	52	53	54	55												
	56	57	58	59	60	61	62	63												


Data

Overfetch


Any Ideas for improving this?



Optimisation: Improved Memory layout



- ☐ Minimum block width should be 32 (each thread requires only 1 byte)
- ☐ Use Layout of 32x2



Deploy: Improved Memory layout

Kernel	Time (ms)	Speedup	Rel. Speedup
Gaussian_filter (Step 0)	5.49	1.00x	-
Gaussian_filter (Step 1a)	1.00	5.49x	5.49x



Break

☐ What do we expect the analysis to look like next?

□Any ideas for what else may be required?



Half time summary

- ☐ The guided profiler will help us optimise the right thing
- ☐ Hotspot tells us the most appropriate place to optimise
- ☐ Performance Limiter tells us what to focus on to improve
- ☐ Code may be Memory, Compute or Latency Bound
- ☐ Improvements so far
 - ☐ Changed the access pattern (by changing block size)
 - ☐ Reduced memory dependencies?



☐ Profiling Introduction

☐The Problem

☐ Visual Profiler Guided Analysis

☐ Iteration 1

☐ Iteration 2



Identify the hotspot

☐ Examine GPU Usage in Visual Profiler
☐Examine Individual Kernels
Gaussian filter kernel still the highest rank

i Kernel Optimization Priorities

The following kernels are ordered by optimization importance based on execution time and achieved occupancy. Optimization of higher ranked kernels (those that appear first in the list) is more likely to improve performance compared to lower ranked kernels.


Rank	Description	
100	[1 kernel instances] gaussian_filter_7x7_v0(int, int, unsigned char const *, unsigned char*)	
29	[1 kernel instances] sobel_filter_3x3_v0(int, int, unsigned char const *, unsigned char*)	
14	[1 kernel instances] rgba_to_grayscale_kernel_v0(int, int, uchar4 const *, unsigned char*)	



Performance Limiter

i Kernel Performance Is Bound By Memory Bandwidth


For device "GeForce GTX 980" the kernel's compute utilization is significantly lower than its memory utilization. These utilization levels indicate that the performance of the kernel is most likely being limited by the memory system. For this kernel the limiting factor in the memory system is the bandwidth of the texture instruction units within the multiprocessors.






Tex Instruction Units?

☐ What are texture instruction units and why might our code be using them?



Tex Instruction Units?


■What are texture instruction units and why might our code be using them?
■Hint:



Tex Instruction Units?

☐ What are texture instruction units and why might out code be using them?


☐ Compiler is reading src as read-only through Unified L1/Read-Only (texture cache)




Guided Bandwidth Analysis

GPU Utilization Is Limited By Memory Instruction Execution

The kernel's performance is potentially limited by the texture instruction units within the multiprocessors. These units are responsible for executing the instructions that result in accesses to memory. The table below shows the memory bandwidth used by this kernel for the various types of memory on the device.





☐ We are doing lots of reading/writing through unified cache



Guided Bandwidth Analysis

Global Memory Alignment and Access Pattern

Memory bandwidth is used most efficiently when each global memory load and store has proper alignment and access pattern.

Optimization: Select each entry below to open the source code to a global load or store within the kernel with an inefficient alignment or access pattern. For each load or store improve the alignment and access pattern of the memory access.

More.. Line / File nsight-atc.cu - E:\Google Drive\COM4521 6521 - Parallel Computing with GPUs\TEACHING\LABS\Lab09\nsight-atc-maste 245 Global Load L2 Transactions/Access = 2, Ideal Transactions/Access = 1 [254082 L2 transactions for 127840 total executions] Global Load L2 Transactions/Access = 2. Ideal Transactions/Access = 1 [254082 L2 transactions for 127840 total executions] Global Load L2 Transactions/Access = 2, Ideal Transactions/Access = 1 [253923 L2 transactions for 127760 total executions] Global Load L2 Transactions/Access = 2, Ideal Transactions/Access = 1 [253923 L2 transactions for 127760 total executions] Global Load L2 Transactions/Access = 2, Ideal Transactions/Access = 1 [254082 L2 transactions for 127840 total executions] Global Load L2 Transactions/Access = 2, Ideal Transactions/Access = 1 [253923 L2 transactions for 127760 total executions] Global Load L2 Transactions/Access = 2, Ideal Transactions/Access = 1 [254241 L2 transactions for 127920 total executions] Global Load L2 Transactions/Access = 2, Ideal Transactions/Access = 1 [254082 L2 transactions for 127840 total executions Global Load L2 Transactions/Access = 2, Ideal Transactions/Access = 1 [253923 L2 transactions for 127760 total executions] Global Load L2 Transactions/Access = 2, Ideal Transactions/Access = 1 [253923 L2 transactions for 127760 total executions] Global Load L2 Transactions/Access = 2, Ideal Transactions/Access = 1 [253923 L2 transactions for 127760 total executions] Global Load L2 Transactions/Access = 2, Ideal Transactions/Access = 1 [254241 L2 transactions for 127920 total executions] Global Load L2 Transactions/Access = 2, Ideal Transactions/Access = 1 [254082 L2 transactions for 127840 total executions] Global Load L2 Transactions/Access = 2, Ideal Transactions/Access = 1 [254082 L2 transactions for 127840 total executions Global Load L2 Transactions/Access = 2, Ideal Transactions/Access = 1 [253923 L2 transactions for 127760 total executions] Global Load L2 Transactions/Access = 2. Ideal Transactions/Access = 1 [254241 L2 transactions for 127920 total executions] Global Load L2 Transactions/Access = 2, Ideal Transactions/Access = 1 [254241 L2 transactions for 127920 total executions] Global Load L2 Transactions/Access = 2, Ideal Transactions/Access = 1 [254082 L2 transactions for 127840 total executions] Global Load L2 Transactions/Access = 2, Ideal Transactions/Access = 1 [254082 L2 transactions for 127840 total executions] Global Load L2 Transactions/Access = 2, Ideal Transactions/Access = 1 [253923 L2 transactions for 127760 total executions] Global Load L2 Transactions/Access = 2. Ideal Transactions/Access = 1 [254241 L2 transactions for 127920 total executions] Global Load L2 Transactions/Access = 2, Ideal Transactions/Access = 1 [254400 L2 transactions for 128000 total executions] Global Load L2 Transactions/Access = 2, Ideal Transactions/Access = 1 [254082 L2 transactions for 127840 total executions] Global Load L2 Transactions/Access = 2, Ideal Transactions/Access = 1 [254241 L2 transactions for 127920 total executions Global Load L2 Transactions/Access = 2, Ideal Transactions/Access = 1 [253923 L2 transactions for 127760 total executions] Global Load L2 Transactions/Access = 2, Ideal Transactions/Access = 1 [254241 L2 transactions for 127920 total executions]

■Still parts of the code reporting 2 transactions per access?

Global Load L2 Transactions/Access = 2, Ideal Transactions/Access = 1 [254082 L2 transactions for 127840 total executions] Global Load L2 Transactions/Access = 2, Ideal Transactions/Access = 1 [254400 L2 transactions for 128000 total executions] Global Load L2 Transactions/Access = 2, Ideal Transactions/Access = 1 [253923 L2 transactions for 127760 total executions] Global Load L2 Transactions/Access = 2, Ideal Transactions/Access = 1 [254241 L2 transactions for 127920 total executions]



Transaction per request



```
Line 245: src[(y+j)*w + (x+i)]
```

Line 245 for i=1, j=0: src[x+1]

What is wrong with this access pattern?



Transaction per request



```
Line 245:

src[(y+j)*w + (x+i)]

What is wrong with this access pattern?


Line 245 for i=1, j=0: src[x+1]
```

Hint: Cache Lines are aligned by 32B boundaries



Transaction per request

```
Line 245: src[(y+j)*w + (x+i)]
Line 245 for i=1, j=0: src[x+1]
```



We have an offset access pattern



Guided Compute Analysis

☐ The guided analysis suggests that lots of our compute cycles are spent issuing texture load/stores

i Function Unit Utilization

Different types of instructions are executed on different function units within each SM. Performance can be limited if a function unit is over-used by the instructions executed by the kernel. The following results show that the kernel's performance is not limited by overuse of any function unit.

Load/Store - Load and store instructions for shared and constant memory.


Texture - Load and store instructions for local, global, and texture memory.

Single - Single-precision integer and floating-point arithmetic instructions.

Double - Double-precision floating-point arithmetic instructions.

Special - Special arithmetic instructions such as sin, cos, popc, etc.

Control-Flow - Direct and indirect branches, jumps, and calls.





Guided Latency Analysis: Occupancy


GPU Utilization May Be Limited By Register Usage

Theoretical occupancy is less than 100% but is large enough that increasing occupancy may not improve performance. You can attempt the following optimization to increase the number of warps on each SM but it may not lead to increased performance.

The kernel uses 56 registers for each thread (3584 registers for each block). This register usage is likely preventing the kernel from fully utilizing the GPU. Device "GeForce GTX 980" provides up to 65536 registers for each block. Because the kernel uses 3584 registers for each block each SM is limited to simultaneously executing 18 blocks (36 warps). Chart "Varying Register Count" below shows how changing register usage will change the number of blocks that can execute on each SM.

Optimization: Use the -maxregcount flag or the _launch_bounds_ qualifier to decrease the number of registers used by each thread. This will increase the number of blocks that can execute on each SM. On devices with Compute Capability 5.2 turning global cache off can increase the occupancy limited by register usage.


More...





Guided Latency Analysis: Occupancy

- ☐ Register usage is very high
- □Occupancy currently limited by register usage
- □ Increasing occupancy might not help us however as we are dominated by texture load stores
 - ☐ More work per SMP will just mean even more texture load stores!
 - ☐ We can confirm this by looking at the unguided analysis: Kernel Latency





PC Sampling

i Instruction Latencies

Instruction stall reasons indicate the condition that prevents warps from executing on any given cycle. The following chart shows the break-down of stalls reasons averaged over the entire execution of the kernel. The kernel has low theoretical or achieved occupancy. Therefore, it is likely that the instruction stall reasons described below are not the primary limiters of performance and so should not be considered until any occupancy issues are resolved.

Constant - A constant load is blocked due to a miss in the constants cache.

Memory Dependency - A load/store cannot be made because the required resources are not available or are fully utilized, or too many requests of a given type are outstanding. Data request stalls can potentially be reduced by optimizing memory alignment and access patterns.

Pipeline Busy - The compute resource(s) required by the instruction is not yet available.


Texture - The texture sub-system is fully utilized or has too many outstanding requests.

Execution Dependency - An input required by the instruction is not yet available. Execution dependency stalls can potentially be reduced by increasing instruction-level parallelism.

Synchronization - The warp is blocked at a _syncthreads() call.

Not Selected - Warp was ready to issue, but some other warp issued instead. You may be able to sacrifice occupancy without impacting latency hiding and doing so may help improve cache hit

Memory Throttle - Large number of pending memory operations prevent further forward progress. These can be reduced by combining several memory transactions into one. Instruction Fetch - The next assembly instruction has not yet been fetched.









- Rank these are best to worst
- ☐ Which have instruction and memory dependencies?

```
int a = b + c;
int d = a + e;
//b, c and e are local ints
```

```
int a = b[i];
int d = a + e;
//b is global memory
//I and e are local ints
```

```
int a = b + c;
int d = e + f;
//b, c, e and f are local ints
```



Instruction/Memory Dependency

- Rank these are best to worst
- ☐ Which have instruction and memory dependencies?

```
int a = b + c;
int d = a + e;
//b, c and e are local ints
```

- ☐ Instruction Dependency
- Second add must wait for first

```
int a = b[i];
int d = a + e;

//b is global memory
//i and e are local ints
```

- ☐ Memory Dependency
- ☐ Second add must wait for memory request



```
int a = b + c;
int d = e + f;
//b, c, e and f are local ints
```

- No dependencies
- ☐ Independent Adds





☐How?



□Our compute engine is dominated by load/store instructions for the texture cache □Our texture bandwidth is good BUT ☐Our warps are stalling as instructions are waiting to issue texture fetch instructions ☐ We still have poorly aligned access pattern within our inner loops ☐ Solution: Reduce dependencies on texture loads ☐ Move data closer to the SMP □Only read from global memory with nicely aligned cache lines




Analysis

- ☐Our compute engine is dominated by load/store instructions for the texture cache
 - ☐Our texture bandwidth is good BUT
- ☐Our warps are stalling as instructions are waiting to issue texture fetch instructions
- ☐ We still have poorly aligned access pattern within our inner loops
- ☐ Solution: Reduce dependencies on texture loads
 - ☐ Move data closer to the SMP
 - □Only read from global memory with nicely aligned cache lines
 - **□**Shared Memory



Shared Memory


Single thread uses 7x7= 42 values



Use shared memory to store all pixels for the block

What important factor should we be considering?

Single block (32x4) uses 38x10 = 680 values




Also increased Block size



Shared Memory

Single thread uses 7x7= 42 values




Use shared memory to store all pixels for the block

__shared__ unsigned char smem_pixels[10][64]

SM bank conflicts

Single block (32x4) uses 38x10 = 680 values




Also increased Block size



BUT WAIT!!!!!!!!!!!!!!!!!

☐ Wouldn't aligned char access have 4 way bank conflicts? ☐ NOT for Compute Mode 2.0+...

"A shared memory request for a warp does not generate a bank conflict between two threads that access any address within the same 32-bit word (even though the two addresses fall in the same bank): In that case, for read accesses, the word is **broadcast** to the requesting threads (multiple words can be broadcast in a single transaction) ..."



I.e. A Stride of less than 1 (4B word) can be read conflict free if threads access aligned data



Improvement Significant

Kernel	Time (ms)	Speedup	Rel. Speedup
Gaussian_filter (Step 0)	5.49	1.00x	-
Gaussian_filter (Step 1a)	1.00	5.49x	5.49x
Gaussian_filter (Step 40)	0.49	11.20x	2.04x



☐ Profiling Introduction

☐The Problem

☐ Visual Profiler Guided Analysis

☐ Iteration 1

☐ Iteration 2

☐ Iteration 3



Identify the hotspot

☐ Examine GPU Usage in Visual Profiler
☐ Examine Individual Kernels
☐Gaussian filter kernel still the highest rank
☐Getting much closer though

i Kernel Optimization Priorities

The following kernels are ordered by optimization importance based on execution time and achieved occupancy. Optimization of higher ranked kernels (those that appear first in the list) is more likely to improve performance compared to lower ranked kernels.


Rank	Description	
100	[1 kernel instances] gaussian_filter_7x7_v2(int, int, unsigned char const *, unsigned char*)	
60	[1 kernel instances] sobel_filter_3x3_v0(int, int, unsigned char const *, unsigned char*)	
29	[1 kernel instances] rgba_to_grayscale_kernel_v0(int, int, uchar4 const *, unsigned char*)	



Performance Limiter

i Kernel Performance Is Bound By Memory Bandwidth

For device "GeForce GTX 980" the kernel's compute utilization is significantly lower than its memory utilization. These utilization levels indicate that the performance of the kernel is most likely being limited by the memory system. For this kernel the limiting factor in the memory system is the bandwidth of the Shared memory.



- ☐ Actually very close to magical 60% of compute
- Lets examine
 - □1) The compute analysis
 - □2) The latency analysis



Guided Bandwidth Analysis

GPU Utilization Is Limited By Memory Bandwidth

The following table shows the memory bandwidth used by this kernel for the various types of memory on the device. The table also shows the utilization of each memory type relative to the maximum throughput supported by the memory. The results show that the kernel's performance is potentially limited by the bandwidth available from one or more of the memories on the device.

Optimization: Try the following optimizations for the memory with high bandwidth utilization.

Shared Memory - If possible use 64-bit accesses to shared memory and 8-byte bank mode to achieved 2x throughput.


L2 Cache - Align and block kernel data to maximize L2 cache efficiency.

Unified Cache - Reallocate texture data to shared or global memory. Resolve alignment and access pattern issues for global loads and stores.

Device Memory - Resolve alignment and access pattern issues for global loads and stores.

System Memory (via PCIe) - Make sure performance critical data is placed in device or shared memory.

More..





i Function Unit Utilization

Different types of instructions are executed on different function units within each SM. Performance can be limited if a function unit is over-used by the instructions executed by the kernel. The following results show that the kernel's performance is not limited by overuse of any function unit.

Load/Store - Load and store instructions for shared and constant memory.


Texture - Load and store instructions for local, global, and texture memory.

Single - Single-precision integer and floating-point arithmetic instructions.

Double - Double-precision floating-point arithmetic instructions.

Special - Special arithmetic instructions such as sin, cos, popc, etc.


Control-Flow - Direct and indirect branches, jumps, and calls.



Compute Analysis


- ☐ We are simply doing lots of compute
- ☐ Additional floating point operations graph shows <u>no activity</u> i.e. all of our instructions are Integer

What are all of these integer instructions?



i Instruction Execution Counts

The following chart shows the mix of instructions executed by the kernel. The instructions are grouped into classes and for each class the chart shows the percentage of thread execution cycles that were devoted to executing instructions in that class. The "Inactive" result shows the thread executions that did not execute any instruction because the thread was predicated or inactive due to divergence.



Compute Analysis by Line


- ☐ Selecting the CUDA function from compute analysis results allows a line by line breakdown
 - ☐ This will switch to unguided analysis

```
Exec Count File - /E:/Google Drive/COM4521 .6521 - Parallel Computing with GPUs/TEACHING/LABS/Lab09/nsight-gtc-master/nsight-gtc.cu
                    512000 uchar *smem_img_ptr = &smem_img[threadIdx.y][threadIdx.x];
                   2620560 for int iv = v-3 : iv <= blockIdx.v*blockDim.v+6 : iv += 4. smem ima ptr += 4*64 \)
                              smem_imq_ptr[ 0] = in_img(x- 3, iy, w, h) ? src[iy^*w + (x-3)] : 0;
                              smem_img_ptr[32] = in_img(x+29, iy, w, h) ? src[iy^*w + (x+29)] : 0; // 29 = 32-3.
                             __syncthreads();
                             // Load the 48 neighbours and myself.
                              int n[7][7];
                              for(int j = 0; j <= 6; ++j)
                               for(int i = 0; i < = 6; ++i)
                   6272000
                               n[j][i] = smem_img[threadIdx.y+j][threadIdx.x+i];
                              // Compute the convolution.
                              int p = 0:
                              for(int j = 0; j < 7; ++j)
321
                               for(int i = 0; i < 7; ++i)
                               p += gaussian_filter[j][i] * n[j][i];
                              // Store the result.
                    640000 if( in img(x, y, w, h) )
                              dst[y^*w + x] = (uchar) (p / 256);
                    128000
                             <u>_global__void</u> gaussian_filter_7x7_v3(int w, int h, const uchar *__restrict src, uchar *dst)
```

Also PTX instruction breakdown provided



i Occupancy Is Not Limiting Kernel Performance More... The kernel's block size, register usage, and shared memory usage allow it to fully utilize all warps on the GPU. Grid Size: [80,400,1] (32000 blocks)Block Size: [32,4,1] (128 threads) Theoretical Device Limit Occupancy Per SM Active Blocks 16 32 Active Warps 60.99 64 64 Active Threads 2048 2048 95.3% 100% 100% Occupancy Warps 1024 Threads/Block 128 Warps/Block 32 Block Limit 16 32 Registers Registers/Thread 14 255 Registers/Block 2048 65536 Block Limit 32 32 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 Shared Memory Shared Memory/Block 640 98304 Block Limit 128 32



Guided Latency Analysis



Would changing the block size, register usage or amount of shared memory per block improve occupancy?




Guided Latency Analysis

Source files:

file:/E:/Google%20Drive/COM4521_6521%20-%20Parallel%20Computing%20with%20GPUs/TEACHING/LABS/Lab09/nsight-gtc-master/nsight-gtc.cu

Sample distribution

Line by Line Breakdown



The Kernel Profile - PC Sampling gives the number of samples for each source and assembly line with various stall reasons. Using this information you can pinpoint portions of your kernel that are introducing latencies and the reason for the latency. Samples are taken in round robin order for all active warps at a fixed number of cycles regardless of whether the warp is issuing an instruction or not.

Instruction Issued - Warp was issued

Instruction Fetch - The next assembly instruction has not yet been fetched.

Execution Dependency - An input required by the instruction is not yet available. Execution dependency stalls can potentially be reduced by increasing instruction-level parallelism.

Memory Dependency - A load/store cannot be made because the required resources are not available or are fully utilized, or too many requests of a given type are outstanding. Data request stalls can potentially be reduced by optimizing memory alignment and access patterns.

Texture - The texture sub-system is fully utilized or has too many outstanding requests.

Synchronization - The warp is blocked at a _syncthreads() call.

Constant - A constant load is blocked due to a miss in the constants cache.

Pipe Busy - The compute resource(s) required by the instruction is not yet available.

Memory Throttle - Large number of pending memory operations prevent further forward progress. These can be reduced by combining several memory transactions into one.

Not Selected - Warp was ready to issue, but some other warp issued instead. You may be able to sacrifice occupancy without impacting latency hiding and doing so may help improve cache hit rates.

Other - The warp is blocked for a uncommon reason.


The University Of Sheffield.

Latency Overview: Other 32.25%

- ☐Stall reason other generally means that there is no obvious action to improve performance
- □Other stall reasons may indicate either;
 - 1. Execution unit is busy
 - ☐ Solution: Potentially reduce use of low throughput integer operations if possible
 - 2. Register bank conflicts: a compiler issue that can sometimes be made worst by heavy use of vector data types
 - ☐ Solution: None
 - 3. Too few warps per scheduler
 - ☐ Solution: Increase occupancy, decrease latency



Guided Latency Analysis: Line by Line






1st Analysis

- ☐ We have a reasonably well balanced use of the from Compute and Memory pipes.
- ☐ There is some latency in loading data to and from shared memory
- □Our compute cycles are dominated by Integer operations
 - ☐ What operations are they?
 - ☐ We can either examine the code and PTX instructions (from Compute or Latency Analysis) or run additional analysis via Nsight within Visual Studio
 - ☐ More detailed analysis
 - ☐ Not guided like the visual profiler




Start profiling





Kernel Analysis






CUDA Launches View

Memory Statistics
 ▲ Source Profiler

Instruction Count

Divergent Branch



Block Limit

Occupancy Data Occupancy Graphs

Registers

16

32

ersity

Performance Indicators

Achieved IOPS




☐No surprises...

```
int p = 0;
  for( int j = 0 ; j < 7 ; ++j )
    for( int i = 0 ; i < 7 ; ++i )
    p += gaussian_filter[j][i] * n[j][i];</pre>
```



Pipe Utilisation



☐ More detailed confirmation ☐ Integer operations dominate



Issue Efficiency



- ☐This is good
- ☐ We have no divergent code



2nd Analysis

- ☐ We have a reasonably well balanced use of the from Compute and Memory pipes.
- ☐ There is some latency in loading data to shared memory and on executions to read it back
- **□**Our compute cycles are dominated by Integer operations



There is some latency in loading data to shared memory and on executions to read it back



- ☐ Consider a simplified problem
- ☐ Each thread needs to load an r, g, b, a value into shared memory
 - **□**Which has fewer shared memory load instructions?

```
__shared__ char sm[TPB*4];

char r,g,b,a;

r = sm[threadidx.x];
g = sm[threadidx.x+1];
b = sm[threadidx.x+2];
a = sm[threadidx.x+3];
```

```
__shared__ char4 sm[TPB];

char r,g,b,a;
char4 rgba;
rgba = sm[threadidx.x];
r = rgba.r;
g = rgba.g;
b = rgba.b;
a = rgba.a;
```



There is some latency in loading data to shared memory and on executions to read it back

- ☐ Consider a simplified problem
- ☐ Each thread needs to load an r, g, b, a value into shared memory
 - **□**Which has fewer shared memory load instructions?

```
__shared__ char sm[TPB*4];
char r,g,b,a;

r = sm[threadidx.x];
g = sm[threadidx.x+1];
b = sm[threadidx.x+2];
a = sm[threadidx.x+3];
```

```
__shared__ char4 sm[TPB];

char r,g,b,a;
char4 rgba;
rgba = sm[threadidx.x];
r = rgba.r;
g = rgba.g;
b = rgba.b;
a = rgba.a;
```



Our compute cycles are dominated by Integer operations



```
int p = 0;
for( int j = 0 ; j < 7 ; ++j )
  for( int i = 0 ; i < 7 ; ++i )
    p += gaussian_filter[j][i] * n[j][i];</pre>
```

☐ Which of the following is faster?

```
int a, b, c;
a = sm_a[i]; b = sm_b[i];
c += a * b;
```

```
float a, b, c;
a = sm_a[i]; b = sm_b[i];
c += a * b;
```



Our compute cycles are dominated by Integer operations

```
int p = 0;
for( int j = 0 ; j < 7 ; ++j )
  for( int i = 0 ; i < 7 ; ++i )
    p += gaussian_filter[j][i] * n[j][i];</pre>
```

☐ Which of the following is faster?

```
int a, b, c;
a = sm_a[i]; b = sm_b[i];
c += a * b;
```

```
float a, b, c;
a = sm_a[i]; b = sm_b[i];
c += a * b;
```

Integer multiply add is 16 cycles

Float combined multiply add is 4 cycles



Analysis

☐ We have a reasonably well balanced use of the from Compute and Memory pipes.
☐There is some latency in loading data to shared memory and on executions to read it back
☐Solution 1: Reduce SM Load Stores dependencies by using wider requests i.e. 4B values rather than 1B (chars)
☐I.e. Store shared memory values as 4B minimum

□Our compute cycles are dominated by Integer operations
 □Almost all MAD operations
 □Solution: Change slower Integer MAD instructions to faster floating point FMAD instructions
 □I.e. Use floating point multiply and cast result to uchar at end



Improvement □Significant

Kernel	Time (ms)	Speedup	Rel. Speedup
Gaussian_filter (Step 0)	5.49	1.00x	-
Gaussian_filter (Step 1a)	1.00	5.49x	5.49x
Gaussian_filter (Step 40)	0.49	11.20x	2.04x
Gaussian_filter (Step 5a)	0.28	19.60x	1.75x



☐ Profiling Introduction

☐The Problem

☐ Visual Profiler Guided Analysis

☐ Iteration 1

☐ Iteration 2

☐ Iteration 3

☐ Iteration 4







- ☐ Examine GPU Usage in Visual Profiler
- ☐ What should be our next step?

i Kernel Optimization Priorities

The following kernels are ordered by optimization importance based on execution time and achieved occupancy. Optimization of higher ranked kernels (those that appear first in the list) is more likely to improve performance compared to lower ranked kernels.

Rank	Description	
100	[1 kernel instances] sobel_filter_3x3_v0(int, int, unsigned char const *, unsigned char*)	
93	[1 kernel instances] gaussian_filter_7x7_v3_bis(int, int, unsigned char const *, unsigned char*)	
49	[1 kernel instances] rgba_to_grayscale_kernel_v0(int, int, uchar4 const *, unsigned char*)	
		П



Identify the hotspot

■Examine GPU Usage	in	Visual	Profiler
--------------------	----	--------	----------

	rnal	1 C
Examine Individual Ke		1 7

- ☐Gaussian filter kernel no longer highest rank!
- ☐ We can now optimise the sobel_filter kernel

i Kernel Optimization Priorities

The following kernels are ordered by optimization importance based on execution time and achieved occupancy. Optimization of higher ranked kernels (those that appear first in the list) is more likely to improve performance compared to lower ranked kernels.

R	ank	Description	
	100	[1 kernel instances] sobel_filter_3x3_v0(int, int, unsigned char const *, unsigned char*)	
	93	[1 kernel instances] gaussian_filter_7x7_v3_bis(int, int, unsigned char const *, unsigned char*)]	
	49	[1 kernel instances] rgba_to_grayscale_kernel_v0(int, int, uchar4 const *, unsigned char*)	


☐ Lets look at our Gaussian kernel anyway...



Performance Limiter

i High Compute And Memory Utilization


The kernel is utilizing greater than 80% of the available compute and memory performance of device "GeForce GTX 980". These utilization levels indicate that additional performance improvement may be difficult to achieved for the kernel.




☐ Looking good



VS NSight IOPS/ FLOPS Metrics







Analysis

- ☐Our algorithm is making good use of compute and memory
- ☐ Further improvement will be difficult (but not impossible)

- □Solution: Optimise a different kernel
 - □sobel_filter_kernel to get the same treatment
- □Solution: Improve Gaussian kernel by changing the technique (parallelise differently)
 - ☐ Separable Filter: Compute horizontal and vertical convolution separately then approximate by binominal coefficients
 - ☐ Ensure we apply the same optimisations to separable filter version



Improvement

Kernel	Time (ms)	Speedup	Rel. Speedup
Gaussian_filter (Step 0)	5.49	1.00x	-
Gaussian_filter (Step 1a)	1.00	5.49x	5.49x
Gaussian_filter (Step 40)	0.49	11.20x	2.04x
Gaussian_filter (Step 5a)	0.28	19.60x	1.75x
Gaussian_filter (Step 9)	0.22	24.95x	1.27x

□25x speedup on existing GPU code is pretty good

□ Companion Code: https://github.com/chmaruni/nsight-gtc



Summary	
to improve	th the Visual Profiler will give you guided analysis of how your performance how to spot key metrics
(compute a	ing to achieve good overall utilisation of the hardware nd memory engines) an appreciation of memory and compute bounds
☐Follow the	
☐Assess: W	hat is the limiting factor, analyse and profile
☐Parallelise course)	and improve (apply the knowledge you have learnt over the
□ Optimise	
☐ Deploy ar	id Test
☐If in doubt	use the lab classes to seek guidence!

