# Mini CPU

## Machine model

- all registers are 8 bits
- there are 16 general purpose registers (i.e. R0 thru R15)
- there are two special purpose registers (accumulator AC and program counter PC)
- most instructions are 1 byte, some special instructions are 2 bytes
- there are two I/O ports, one for input, one for output
- there is no stack
- there are no interrupts

# Memory model

- Instruction RAM is 256 bytes
- Data RAM is 256 bytes

#### Instruction Format

### 7654 3210

\_ \_ \_ \_ \_ \_ \_ \_

Bits 7-6 - specify instruction type

Bits 5-4 - specify instruction within the type

Bits 3-0 - specify register or other function code

Bits 7-5

00xx - special

- if Z=1 -> I[PC+1] -> PC

```
0010
                BNZ aa
                                 branch if not zero to address - if Z=0 -> I[PC+1] -> PC
                                                                   - if C=1 -> I[PC+1] -> PC
                                 branch if carry to address
0100
                BRC aa
                                 branch if not carry to address - if C=0 -> I[PC+1] -> PC
1000
                BNC aa
. . . .
1111
                BRU aa
                                 unconditional branch to address - I[PC+1] -> PC
mmmm codes
0000
                NOP
                                 no operation
                                                                   - no action
. . . .
0100
                INP
                                 load input port to acc
                                                                   - <in> -> A
                                 send acc to output port
0110
                OUT
                                                                   - A -> <out>
. . . .
1000
                INV
                                 invert acc
                                                                   - A' -> A
                                 load acc with immediate value - I[PC+1] -> A
1010
                LDA dd
. . . .
                                                                   - 0 -> PC, 0 -> AC
1100
                RST
                                 reset cpu
                                                                   - PC - 1 -> PC
1110
                HLT
                                 halt
01xx - transfer
0100 rrrr
                LDM Rn
                                 load acc from data memory
                                                                   - D[R] -> A
0101 rrrr
                STM Rn
                                 store acc to data memory
                                                                   - A \rightarrow D[R]
                                                                   - R -> A
0110 rrrr
                MRA Rn
                                 move register to acc
                                 move acc to register
0111 rrrr
                MAR Rn
                                                                   - A -> R
10xx - math
                                                                   -A+R->A
1000 rrrr
                ADD Rn
                                 add register to acc
                SUB Rn
                                 sub register from acc
                                                                   - A - R -> A
1001 rrrr
1010 rrrr
                INC Rn
                                 increment register
                                                                   - R + 1 \rightarrow R
                                 decrement register
1011 rrrr
                DEC Rn
                                                                   - R - 1 -> R
```

```
11xx - logic
                                 and acc with register
1100 rrrr
                AND Rn
                                                                  - A and R -> A
                                 or acc with register
1101 rrrr
                ORR Rn
                                                                  - A or R -> A
1110 rrrr
                                 xor acc with register
                XOR Rn
                                                                  - A xor R -> A
                                 shift instructions
1111 ssss
ssss codes
. . . .
                                 logical shift acc right
                LSR
0001
                                                                  - A >> 1 -> A
                LSL
                                 logical shift acc left
                                                                  - A << 1 -> A
0010
. . . .
Examples:
# add numbers 1 thru 5 send result to output
:start NOP
        LDA #6
        MAR R5
                         ;init R5 to loop limit
        LDA #0
                         ;init R3 to 0 (use this as sum)
        MAR R3
        LDA #1
                         ;init R1 to 1 (use this as current number)
        MAR R1
        NOP
:loop
        MRA R3
                         ;get the sum
                         ;add number to sum
        ADD R1
        MAR R3
                         ;save the sum
                         ;increment to next number
        INC R1
        MRA R1
        CPR R5
                         ; are we at the loop limit?
                         ;no, repeat loop
        BNZ &loop
        NOP
                         ;yes, we're done
        MRA R3
        OUT
                         ;output sum as result
        HLT
```