Instruction	OpCode	Oper 1	Oper 2	Description	Sequence	Clock Cycles
ransfer Operatio	ons					
"Fetch"				Fetch next instruction	$M[PC] \rightarrow $ $PC + 1 \rightarrow PC$	1
PSH #dd	0x11	ACL		Push direct data to TOS	$\begin{array}{l} M[PC] \rightarrow ACL \\ PC + 1 \rightarrow PC \\ SP - 1 \rightarrow SP \\ ACL \rightarrow M[SP] \end{array}$	2
PSA	0x12			Push AC to TOS	$\begin{array}{c} SP \text{-} 1 \to SP \\ ACL \to M[SP] \end{array}$	1
POP	0x14			Pop TOS	$M[SP] \rightarrow ACL$ $SP + 1 \rightarrow SP$	1
LDM \$hhhh	0x21	DRH	DRL	Load from data memory to TOS	$\begin{split} M[PC] &\to DRH \\ PC + 1 &\to PC \\ M[PC] &\to DRL \\ PC + 1 &\to PC \\ M[DR] &\to ACL \\ SP - 1 &\to SP \\ ACL &\to M[SP] \\ PC &\to PC \end{split}$	4
LDI	0x22			Increment DR, load data mem to TOS	$\begin{array}{c} DR + 1 \to DR \\ M[DR] \to ACL \\ SP - 1 \to SP \\ ACL \to M[SP] \end{array}$	2
STM \$hhhh	0x31	DRH	DRL	Store TOS to data memory	$\begin{aligned} & \text{M[PC]} \rightarrow \text{DRH} \\ & \text{PC} + 1 \rightarrow \text{PC} \\ & \text{M[PC]} \rightarrow \text{DRL} \\ & \text{PC} + 1 \rightarrow \text{PC} \\ & \text{M[SP]} \rightarrow \text{ACL} \\ & \text{SP} + 1 \rightarrow \text{SP} \\ & \text{ACL} \rightarrow \text{M[DR]} \\ & \text{PC} \rightarrow \text{PC} \end{aligned}$	4

STI	0x32	Increment DR, store TOS to data mem	DR + 1 → DR M[SP] → ACL SP + 1 → SP ACL → M[DR]	2
lath Operation	S			
ADD	0x41	Adds top two stack values, push sum to TOS	M[SP] → temp SP + 1 → SP M[SP] → ACL SP + 1 → SP AC + temp → AC SP - 1 → SP ACL → M[SP] PC → PC	4
SUB	0x42	Subtracts top two stack values, push diff to TOS	$M[SP] \rightarrow temp$ $SP + 1 \rightarrow SP$ $M[SP] \rightarrow ACL$ $SP + 1 \rightarrow SP$ $AC - temp \rightarrow AC$ $SP - 1 \rightarrow SP$ $ACL \rightarrow M[SP]$ $PC \rightarrow PC$	4
NEG	0x44	Negates TOS	$M[SP] \rightarrow ACL$ $SP + 1 \rightarrow SP$ $0 \rightarrow temp$ $temp - AC \rightarrow AC$ $SP - 1 \rightarrow SP$ $ACL \rightarrow M[SP]$	3
LSR	0x48	Logical shift the TOS right by one bit	$M[SP] \rightarrow ACL$ $SP + 1 \rightarrow SP$ $AC >> 1 \rightarrow AC$ $SP - 1 \rightarrow SP$ $ACL \rightarrow M[SP]$ $PC \rightarrow PC$	3

LSL	0x4A		Logical shift the TOS left by one bit	$\begin{aligned} M[SP] &\rightarrow ACL \\ SP + 1 &\rightarrow SP \\ AC &<< 1 \rightarrow AC \\ SP - 1 &\rightarrow SP \\ ACL &\rightarrow M[SP] \\ PC &\rightarrow PC \end{aligned}$	3
Logic Operations					
AND #dd	0x51	ACL	ANDs TOS with direct data, push result to TOS	$\begin{split} & \text{M[PC]} \rightarrow \text{temp} \\ & \text{PC} + 1 \rightarrow \text{PC} \\ & \text{M[SP]} \rightarrow \text{ACL} \\ & \text{SP} + 1 \rightarrow \text{SP} \\ & \text{AC \& temp} \rightarrow \text{AC} \\ & \text{SP} - 1 \rightarrow \text{SP} \\ & \text{ACL} \rightarrow \text{M[SP]} \\ & \text{PC} \rightarrow \text{PC} \end{split}$	4
ORR #dd	0x52	ACL	ORs TOS with direct data, push result to TOS	$\begin{array}{l} M[PC] \rightarrow temp \\ PC + 1 \rightarrow PC \\ M[SP] \rightarrow ACL \\ SP + 1 \rightarrow SP \\ AC \mid temp \rightarrow AC \\ SP - 1 \rightarrow SP \\ ACL \rightarrow M[SP] \\ PC \rightarrow PC \end{array}$	4
XOR #dd	0x54	ACL	XORs TOS with direct data, push result to TOS	$\begin{split} & \text{M[PC]} \rightarrow \text{temp} \\ & \text{PC} + 1 \rightarrow \text{PC} \\ & \text{M[SP]} \rightarrow \text{ACL} \\ & \text{SP} + 1 \rightarrow \text{SP} \\ & \text{AC} \wedge \text{temp} \rightarrow \text{AC} \\ & \text{SP} - 1 \rightarrow \text{SP} \\ & \text{ACL} \rightarrow \text{M[SP]} \\ & \text{PC} \rightarrow \text{PC} \end{split}$	4

	INV	0x58		Inverts TOS, replace TOS with result	$\begin{split} M[SP] &\rightarrow \text{temp} \\ SP + 1 &\rightarrow SP \\ \text{invert temp} &\rightarrow AC \\ SP - 1 &\rightarrow SP \\ ACL &\rightarrow M[SP] \\ PC &\rightarrow PC \end{split}$	3
Co	mpare / Branch	Operations				
	CPE #dd	0x61	ACL	Compare if TOS is equal to direct data (TOS will be '0' if equal)	$\begin{split} & \text{M[PC]} \rightarrow \text{temp} \\ & \text{PC} + 1 \rightarrow \text{PC} \\ & \text{M[SP]} \rightarrow \text{ACL} \\ & \text{SP} + 1 \rightarrow \text{SP} \\ & \text{SP} - 1 \rightarrow \text{SP} \\ & \text{ACL} \rightarrow \text{M[SP]} \\ & \text{AC xor temp} \rightarrow \text{AC} \\ & \text{SP} - 1 \rightarrow \text{SP} \\ & \text{ACL} \rightarrow \text{M[SP]} \\ & \text{PC} \rightarrow \text{PC} \end{split}$	5
	CNE #dd	0x62	ACL	Compare if TOS is not equal to direct data (TOS will be not '0' if not equal)	$\begin{array}{l} M[PC] \rightarrow temp \\ PC + 1 \rightarrow PC \\ M[SP] \rightarrow ACL \\ SP + 1 \rightarrow SP \\ SP - 1 \rightarrow SP \\ ACL \rightarrow M[SP] \\ AC xor temp \rightarrow AC \\ invert AC -> AC \\ SP - 1 \rightarrow SP \\ ACL \rightarrow M[SP] \end{array}$	5

BRZ &label	0x71	РСН	PCL	Branch if TOS is zero, stack is popped	$\begin{aligned} & \text{M[PC]} -> \text{DRH} \\ & \text{PC} + 1 \rightarrow \text{PC} \\ & \text{M[PC]} \rightarrow \text{DRL} \\ & \text{PC} + 1 \rightarrow \text{PC} \\ & \text{M[SP]} \rightarrow \text{AC} \\ & \text{SP} + 1 \rightarrow \text{SP} \\ & \text{If AC} = 0 \\ & \text{DR} \rightarrow \text{PC} \\ & \text{Else} \\ & \text{PC} \rightarrow \text{PC} \end{aligned}$	4
BRN &label	0x72	РСН	PCL	Branch if TOS is not zero, stack is popped	M[PC] - > DRH PC + 1 → PC M[PC] → DRL PC + 1 → PC M[SP] → AC SP + 1 → SP If AC != 0 DR → PC Else PC → PC	4
BRU &label	0x74	РСН	PCL	Branch unconditionally	M[PC] - > DRH PC + 1 \rightarrow PC M[PC] \rightarrow DRL PC + 1 \rightarrow PC DR \rightarrow PC PC \rightarrow PC	3
I/O Operations						
INP	0x81			Input IR to TOS	$IR \rightarrow AC$ $SP - 1 \rightarrow SP$ $ACL \rightarrow M[SP]$ $PC \rightarrow PC$	2
OUT	0x82			Output TOS to OR, stack is popped	$\begin{aligned} & M[SP] \to ACL \\ & SP + 1 \to SP \\ & AC \to OR \\ & PC \to PC \end{aligned}$	2

SER	0x84	Input SR to TOS	$\begin{array}{c} SR \to AC \\ SP \text{-} 1 \to SP \\ ACL \to M[SP] \\ PC \to PC \end{array}$	2
			$M[SP] \rightarrow ACL$	
PRT	0x88	Print TOS to PR, stack is popped	$SP + 1 \rightarrow SP$ $AC \rightarrow PR$ $PC \rightarrow PC$	2
1111	0,00	Tillit 100 to 11t, stack is popped	10-710	
pecial Operat	ions			
NOP	0x90	No operation	$\begin{array}{c} PC \to PC \\ PC \to PC \end{array}$	1
			constant to the CD	
CLS	0x92	Clear the stack	$<$ mem top $> \rightarrow SP$ PC $\rightarrow PC$	1
			PC – 1 → PC	
END	0x98	End of program (aka halt)	PC → PC	1
			$0 \rightarrow AC$	
			$0 \rightarrow OUT$	
			$0 \rightarrow PRT$	
			<data start=""> → DR</data>	
DOT	0,00	Ponet CDLI	<mem top=""> → SP</mem>	2
RST	0x9F	Reset CPU	<mem bot=""> → PC</mem>	3