Instruction	OpCode	Oper 1	Oper 2	Description	Sequence	Clock Cycles
"Fetch"				Fetch next instruction	M[PC] → <inst dec=""> PC + 1 → PC</inst>	1
NOP	0x00			No operation	$\begin{array}{c} PC \to PC \\ PC \to PC \end{array}$	1
	0x21	DRH	DRL	Load from data memory to TOS	$\begin{aligned} & \text{M[PC]} \rightarrow \text{DRH} \\ & \text{PC} + 1 \rightarrow \text{PC} \\ & \text{M[PC]} \rightarrow \text{DRL} \\ & \text{SP} - 1 \rightarrow \text{SP} \\ & \text{M[DR]} \rightarrow \text{M[SP]} \\ & \text{PC} + 1 \rightarrow \text{PC} \end{aligned}$	3
LDI STM \$hhhh	0x22			Increment DR, load data mem to TOS	$\begin{array}{c} DR + 1 \to DR \\ SP - 1 \to SP \\ M[DR] \to M[SP] \\ PC \to PC \end{array}$	2
	0x41	DRH	DRL	Store TOS to data memory	$\begin{aligned} & \text{M[PC]} \rightarrow \text{DRH} \\ & \text{PC} + 1 \rightarrow \text{PC} \\ & \text{M[PC]} \rightarrow \text{DRL} \\ & \text{M[SP]} \rightarrow \text{M[DR]} \\ & \text{SP} + 1 \rightarrow \text{SP} \\ & \text{PC} + 1 \rightarrow \text{PC} \end{aligned}$	3
	0x42			Increment DR, store TOS to data mem	$\begin{array}{c} DR + 1 \to DR \\ M[SP] \to M[DR] \\ SP + 1 \to SP \\ PC \to PC \end{array}$	2
PSH #dd	0x34	ACL		Push direct data to TOS	$M[PC] \rightarrow ACL$ $SP - 1 \rightarrow SP$ $ACL \rightarrow M[SP]$ $PC + 1 \rightarrow PC$	2

			$M[SP] \rightarrow ACL$ $SP + 1 \rightarrow SP$	
0×38		Pon TOS		2
0,00		Γορ 103	F C → F C	
0x51		Adds top two stack values, push sum to TOS	$M[SP] \rightarrow ACL$ $SP + 1 \rightarrow SP$ $AC + M[SP] \rightarrow AC$ $ACL \rightarrow M[SP]$	2
0x52		Subtracts top two stack values, push diff to TOS	$\begin{array}{l} M[SP] \rightarrow ACL \\ SP + 1 \rightarrow SP \\ AC - M[SP] \rightarrow AC \\ ACL \rightarrow M[SP] \end{array}$	2
0x54		Negates TOS	$AC - M[SP] \rightarrow AC$ $ACL \rightarrow M[SP]$	2
0x59	ACL	ANDs TOS with direct data, push result to TOS	$\begin{aligned} & M[PC] \to ACL \\ & AC \ \& \ M[SP] \to AC \\ & ACL \to M[SP] \\ & PC + 1 \to PC \end{aligned}$	2
0x5A	ACL	Ors TOS with direct data, push result to TOS	$M[PC] \rightarrow ACL$ $AC \mid M[SP] \rightarrow AC$ $ACL \rightarrow M[SP]$ $PC + 1 \rightarrow PC$	2
0,10,1	,,,,,,	c.c . so min unosi data, paon rocali to 100	. 3 * . * . 3	_
0x5C		Inverts TOS, replace TOS with result	$\begin{aligned} & \text{M[SP]} \rightarrow \text{ACL} \\ & \text{invert AC} \rightarrow \text{AC} \\ & \text{ACL} \rightarrow \text{M[SP]} \\ & \text{PC} \rightarrow \text{PC} \end{aligned}$	2
	0x52 0x54 0x59	0x51 0x52 0x54 0x59 ACL 0x5A ACL	Ox51 Adds top two stack values, push sum to TOS Subtracts top two stack values, push diff to TOS Negates TOS Negates TOS ANDs TOS with direct data, push result to TOS Ox5A ACL Ors TOS with direct data, push result to TOS	$\begin{array}{c} SP+1 \to SP \\ 0 \to ACL \\ PC \to PC \\ \end{array}$

CPE #dd	0x61	ACL		Compare if TOS is equal to direct data (TOS will be '0' if equal)	$\begin{aligned} & \text{M[PC]} \rightarrow \text{ACL} \\ & \text{ACL xor M[SP]} \rightarrow \text{ACL} \\ & \text{SP - 1} \rightarrow \text{SP} \\ & \text{ACL} \rightarrow \text{M[SP]} \\ & \text{PC} \rightarrow \text{PC} \\ & \text{PC + 1} \rightarrow \text{PC} \end{aligned}$	3
CNE #dd	0x62	ACL		Compare if TOS is not equal to direct data (TOS will be not '0' if not equal)	$\begin{aligned} & \text{M[PC]} \rightarrow \text{ACL} \\ & \text{ACL xor M[SP]} \rightarrow \text{ACL} \\ & \text{SP - 1} \rightarrow \text{SP} \\ & \text{ACL} \rightarrow \text{M[SP]} \\ & \text{PC} \rightarrow \text{PC} \\ & \text{PC + 1} \rightarrow \text{PC} \end{aligned}$	3
BRZ &label	0x71	РСН	PCL	Branch if TOS is zero, stack is popped	$M[PC] -> DRH$ $PC + 1 \rightarrow PC$ $M[PC] \rightarrow DRL$ $M[SP] \rightarrow AC$ $SP + 1 \rightarrow SP$ If $AC = 0$ $DR \rightarrow PC$ Else $PC + 1 \rightarrow PC$	3
BRN &label	0x72	РСН	PCL	Branch if TOS is not zero, stack is popped	$M[PC] -> DRH$ $PC + 1 \rightarrow PC$ $M[PC] \rightarrow DRL$ $M[SP] \rightarrow AC$ $SP + 1 \rightarrow SP$ If $AC != 0$ $DR \rightarrow PC$ Else $PC + 1 \rightarrow PC$	3
BRU &label	0x74	PCH	PCL	Branch unconditionally	M[PC] - > DRH PC + 1 \rightarrow PC M[PC] \rightarrow DRL DR \rightarrow PC	2

			SP - 1 → SP	
INP	0x81	Input IR to TOS	$IR \rightarrow M[SP]$	1
OUT	0x82	Output TOS to OR, stack is popped	$\begin{array}{l} M[SP] \rightarrow OR \\ SP + 1 \rightarrow SP \end{array}$	1
PRT	0x84	Print TOS to PR, stack is popped	$M[SP] \to PR$ $SP + 1 \to SP$	1
SER	0x85	Input SR to TOS	$SP - 1 \rightarrow SP$ $SR \rightarrow M[SP]$	1
CLS	0x91	Clear the stack	$<$ mem top $> \rightarrow SP$ PC $\rightarrow PC$	1
END	0x98	End of program (aka halt)	$PC - 1 \rightarrow PC$ $PC \rightarrow PC$	1
RST	0x9F	Reset CPU	$\begin{array}{c} 0 \rightarrow AC \\ 0 \rightarrow DR \\ 0 \rightarrow OUT \\ 0 \rightarrow PRT \\ < mem\ top > \rightarrow SP \\ 0 \rightarrow PC \end{array}$	3