

midterm notes


- $x + x'y = x + y$
 - dual of boolean property: $\begin{matrix} 1 \rightarrow v \\ v \rightarrow 1 \end{matrix} \quad \begin{matrix} 1 \rightarrow 0 \\ 0 \rightarrow 1 \end{matrix} \quad \text{ex: } xy \rightarrow x + y$
 - demorgan = $(a + b' + c)(d + e) = a'b'c + d'e'$
 - xor (exclusive or) $\begin{matrix} 0 & 0 & \rightarrow & 0 \\ 0 & 1 & \rightarrow & 1 \\ 1 & 0 & \rightarrow & 1 \\ 1 & 1 & \rightarrow & 0 \end{matrix} \Rightarrow \Rightarrow -$
 - min/max terms start with zero $m(0)$
 - $m(4) \rightarrow a'b'c' \rightarrow 4 \rightarrow$ to give 1 $\begin{matrix} a & b & c \\ 1 & 0 & 0 \end{matrix} : 4$
 - $M(6) \rightarrow a' + b' + c \rightarrow b \rightarrow$ to give 0 $1 \ 1 \ 0 : 6$, $\max 0 \rightarrow a + b + c (0, 0, 0)$
 $\min 0 \rightarrow abc (1, 1, 1)$
 - $[\min(a)]' = \max(a)$
- $x \oplus 1 = x'$
 $x \oplus 0 = x$
- latches \rightarrow memory

An 8-line to 1-line multiplexer is connected as shown, where output $Y = F(x, y, z)$ and z is the least significant input. Which of the following functions does Y generate?


1. $F(x, y, z) = z$
2. $F(x, y, z) = y$
3. $F(x, y, z) = z'$
4. $F(x, y, z) = x$
5. $F(x, y, z) = x + y'$

$n \rightarrow$ selectors

2^n inputs \rightarrow 1 output



A 3-line to 8-line decoder is connected as shown. Where x, y and z are inputs (z is the least significant input digit) and F is an output. Which of the following expressions correctly describes F ?



1. $F(x,y,z) = z$
2. $F(x,y,z) = x$
3. $F(x,y,z) = z'$
4. $F(x,y,z) = yz$
5. $F(x,y,z) = x'$

n input $\rightarrow 2^n$ output

• $JK \rightarrow q/0/1/q'$

$D \rightarrow d$ $T \rightarrow q/q'$

• when to stop cycle = clock
how = flip-flops
made of latches



- latches are asynchronous sequention circuits (no clock)
 - ripple counter = bit changes when previous bit changes $0111 \rightarrow 0110 \rightarrow 0100 \rightarrow 0000 \rightarrow 1000$
 - when a variable is connected to clock input we have to see positive edge so it must go from 0 to 1 (then that flip-flop can operate on its own input)
- toggle = complement


ram chip

$8K \times 32$

\rightarrow address lines = $2^3 \cdot 2^{10} = 2^{13}$
data lines = 32

$K \rightarrow 2^{10}$
 $M \rightarrow 2^{20}$
 $G \rightarrow 2^{30}$

128 x 8 RAM \rightarrow is in bits = 128 bytes



rom size

inputs $\rightarrow k = \text{address lines} \rightarrow 2^k \times n$
outputs $\rightarrow n = \text{data lines}$

(and decoder)

ram = bunch of registers, time to access are same

\hookrightarrow clock = don't have own clock, uses CPU's (memory unit)

access time = select and read

cycle time = complete writing

is used for a computer's main memory

static ram (SRAM)

VS

- fast, large in size, consume more power

- cost more, low capacity

- made up flip-flops (voltage) \rightarrow using latches instead (faster, cheaper, but timing is problem)

- data remains valid as long as power is supplied

dynamic ram (DRAM)

- capacitors (charge)

- constant refreshing

faster with caches

dynamic with some static per. mem

programmable logic devices

① ROM \rightarrow just a truth table + decoders + or gates \rightarrow it is programmable bc of the different connections btw the decoder and or gates

\hookrightarrow data is preserved even without power

\hookrightarrow decoder generates all minterms, \rightarrow inefficient

inputs \rightarrow decoder \rightarrow or array \rightarrow output

② PLA \rightarrow makes the decoder part programmable too (less general / limited)

\hookrightarrow shared product terms (to reduce the fan-in) \rightarrow # of inputs

inputs \rightarrow and array \rightarrow or array \rightarrow output

③ PAL \rightarrow decoder part is programmable, or gates are not (they are fixed)

\hookrightarrow so, limited but cheaper (should be used to program basic logic functions)

inputs \rightarrow and array \rightarrow or array \rightarrow output

sequential programmable devices = programmable combinational logic + memory



④ FPGA (field-programmable gate array)

② SPLD

PAL/PLA + flip flops

③ CPLD

several PLDs (complex)



☆ two flip-flops means 2 bit memory

state diagram $\rightarrow n$ flip flops $\rightarrow 2^n$ nodes

m inputs $\rightarrow 2^m$ each nodes' outgoing arrows


FSM (finite-state machine) models:

- ① mealy machine = current state + external input \Rightarrow output
- ② moore machine = (just) current state \Rightarrow output

how many flip-flops are needed? \rightarrow

- 1 FF $\rightarrow 0/1$: 2 state
- 2 FF $\rightarrow 00/01/10/11$: 4 state
- 3 FF $\rightarrow 000/001 \dots 111$: 8 state

$\log_2 n$



before assigning stages (A,B,C) to numbers, dist. the # of flip-flops

characteristic tables

<u>J</u>	<u>K</u>	<u>$Q(t)$</u>	<u>operation</u>
0	0	0	no change
0	1	0	reset
1	0	1	set
1	1	1	complement

they show what ff inputs need for desired change

excitation tables

<u>$Q(t)$</u>	<u>$Q(t+1)$</u>	<u>I</u>	<u>K</u>	<u>operation</u>
0	0	0	x	no change / reset
0	1	1	x	set / complement
1	0	x	1	reset / complement
1	1	x	0	no change / set

<u>D</u>	<u>$Q(t+1)$</u>	<u>operation</u>
0	0	reset
1	1	set

<u>$Q(t)$</u>	<u>$Q(t+1)$</u>	<u>D</u>	<u>operation</u>
0	0	0	reset
0	1	1	set
1	0	0	reset
1	1	1	set

<u>I</u>	<u>$Q(t+1)$</u>	<u>operation</u>
0	0	no change
1	1	complement

<u>$Q(t)$</u>	<u>$Q(t+1)$</u>	<u>I</u>	<u>operation</u>
0	0	0	no change
0	1	1	complement
1	0	1	complement
1	1	0	no change

* you can reduce the # of states (if next states, inputs, and outputs are same) present "states"

register = group of flip-flops

each stores one bit

parallel r. = all ffs are loaded in a single clock cycle

serial (shift) r. = shifts its binary information in a direction → keyboards, mouse, printers, usb

load 1100 to 1401 at 2t: 0011

serial → parallel
load after t reads at once

parallel → serial
read at once sends after t

universal shift register = capable of shifting right and left, and loading parallel

parallel adder = n adders, one unit of time, combinational circuit

serial adder = 1 full adder, n unit of time, sequential circuit

half adder = input A + input B → output Sum + Output Carry (add 2 one bit)

full adder = carry C + input A + input B → output Sum + Output Carry (add 3 one bit)

counters = register which counts

① ripple c. = the ff's output triggers other ff (asynchronous, no clock)


② Synchronous c. = count the clock

binary ripple counter = 0000 / 0001 / ... / 1111 : the bits change when previous bit goes from 0 to 1

synchronous binary counter = ff is complemented if all lower bits are 1 (the right ones)
↳ to add initial value, we can add parallel load feature

same # of ffs

0000



* if reset input is required you can add it as normal input:

$$\begin{matrix} R & Q_1 & Q_0 \\ 1 & 1 & 1 \\ 0 & 1 & 1 \\ \vdots & \vdots & \vdots \end{matrix} \rightarrow \begin{matrix} Q_{1, \text{reset}} & Q_{0, \text{reset}} \\ 0 & 0 \\ \vdots & \vdots \end{matrix}$$

binary coded decimal:

0 \rightarrow 0000	10 \rightarrow 0001 0000
1 \rightarrow 0001	11 \rightarrow 0001 0001
\vdots	\vdots
9 \rightarrow 1001	

changes 2 bit a time
ring counter = overback counter

Johnson \rightarrow 1

hamming distance \rightarrow $\begin{matrix} 1001011 \\ 0101001 \end{matrix} \rightarrow 3$ (different bits)

the transition back to the same state \rightarrow means self loop

