midterm notes

```
** x + x'y = x + y

** dval of boolean property: y = x + y

** demorgan = (a + b' + c)(d + e) = a'bc + d'e'

** x = x + y = x + y

** demorgan = (a + b' + c)(d + e) = a'bc + d'e'

** x = x + y = x + y

** demorgan = (a + b' + c)(d + e) = a'bc + d'e'

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y

** x = x + y = x + y = x + y

** x = x + y = x + y = x + y

** x = x + y = x + y = x + y = x + y


** x = x + y = x + y = x + y = x + y = x + y

** x = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x + y = x +
```

An 8-line to 1-line multiplexer is connected as shown, where output Y = F(x,y,z) and z is the least significant input. Which of the following functions does Y generate?

1. F(x,y,z) = z2. F(x,y,z) = y3. F(x,y,z) = z4. F(x,y,z) = x5. F(x,y,z) = x5. F(x,y,z) = x + y'2 in puts $\xrightarrow{x y z}$ $\xrightarrow{C B A}$ $\xrightarrow{D1}$ $\xrightarrow{D2}$ $\xrightarrow{D2}$ $\xrightarrow{D3}$ $\xrightarrow{D4}$ $\xrightarrow{D5}$ $\xrightarrow{D6}$ $\xrightarrow{D7}$ $\xrightarrow{$

A 3-line to 8-line decoder is connected as shown. Where x, y and z are inputs (z is the $x \rightarrow c$ least significant input digit) and F is an output. Which of the following expressions correctly describes F?



- 1. F(x,y,z) = z
- 2. F(x,y,z) = x
- 3. F(x,y,z) = z'
- 4. $\underline{F(x,y,z)} = yz$
- 5. F(x,y,z) = x'




TV > 9/0/1/9 D>d T > 9/9 when to stop cyclye = clock how = flip-flops
made of latelies

- latches are asynchronous sequentien circuits (no clock) 3-8
- ripple counter = bit changes when previous bit changes 0111 > 0110 > 0100 > 0000 > 1000
- · when a variable is connected to clock input we have to see positive edge so it must go from 0 to L (then that flip-flop con operate on its own input) toggle = complement

$$\frac{\text{ram chip}}{8 \times 32} \longrightarrow \text{address lines} = 2.2 = 2 \quad 13 \quad \text{M} \rightarrow 2^{20}$$

$$\text{data lines} = 32$$

128 x8 LAM s is in bits = 128 bytes



```
rom size
        inputs >k = address lines
        outputs -> n= data lines
(and decoder)

ran=bunch of registers, time to access are some


b clock = dont have own clock, uses CPU's (memory unit)
access time = select and read
                                                                 is used for a computers
                                                                        main memory
cycle time = complete writing
                                                                dynamic ram (DRAM)
           Static ram (SBAM)
                                                                       - capacitors (charge)
        - fast, large in size, consume more power
                                                                      - constan refreshing
        - cost more, low capacity
        - made up flip-flops (voltage) -> using latches insted (faster, charge, timing is) - data remains valid as long as power is supplied
programmable legic devices
 () ROM > just a truth table toleroders + or gates > it is programmable be of the different connections by the decoder and or gates,
   4) data is presented even without power
 Solvedor generates all minterns, sindficient
Lashared product terms (to reduce the form inputs > and array > or array > oxp.
B(PAL) > decoder part is programmable, or gates are not (they are fixed)


>> so, limited but cheaper (should be used to)

programmable (programmable decisions)

sequential programmable decises = programmable (agric + memory)

sequential programmable decises = combinational (agric + memory)
                                                                  inputs -> and array -> or array -> outp
 (field-programmabe gate array)
                                                                                          PZDS (complex)
```





two flip-flops means 2 bit memory
state diagram > n flip flops > 2 nodes
on inputs > 2 each nodes outgoing arrows

FSM (finite-state machine) models:

mealy machine = current state + external input => output


@ moore machine = (5 vot) current state > ortput

how many fip-flops are needed? -> 1 FF-30/1:2 state

2 FF -3 00/01/10/11: 4 state

3 FF -> 000/001 ... /11:8 state

log_n



* you can reduce the # of states (rext states, inputs, and outputs are some)

register = group of flip-flops

each stores one bit

sporallel r. = all fls are loaded in a single clock cycle

social (shift) r. = shifts its binay information in a direction -> keyboards, mouse,

load 1100 to 1101 at 2t: 0011 printers, usb

universal shift register = capable of shifting right and left, and loading paralled parallel addr = n addrs, one unit of time, combinational circuit serial addr = 1 full addr, n unit of time, sequential circuit

half add = input A tinput B -> output Sum + Output Carry (add 2 one bit)
full odd w = carry C + input A tinput B -> output Sum + Output Carry (add 3 o

counters = register which counts

ripple c = the H's output triggers other H (no clock)

Synchronous c, = count the clock

binary ripple counter = 0000/0001/.../| : the bits change when previous bit goes from 0 to 1

Synchrouns binary counter= ff is complemented if all lower bits are I (the right) ones to add initial value, we can add parallel load feature

same #

