```
week 2 - PIC 18F architecture
 PIC microcontrollers = programmable interface controllers are electronic circuits that can be
 programmed to carry our vast range of tasks
 4 8-bit: PICIO, PIC12, PIC16, PIC18 (6-bit: PIC24F, PIC24H, JSPIC3O, JSPIC33 32-bit: PIC32
 harvard architecture, RISC, small instruction set, cheap, high clock speed
  harvard architecture = simpler, developed to overcome the bottleneck of Van Neumann, more costly
 · faster, because separate program bus and data bus -> greater flow of data is possible
  • CPU can access instructions and read/write at the same time ( von neuman can't → bottleneck)
  executes any instruction using only one clock
   cycle (two in von neumann)
  The Microchip PIC Family
                                                                                                all instructors are one word
                         Family
                        PIC10 / PIC12 / PIC16 Baseiline Mid-Range 8 bits
                                                                                12-bits
                                                                                               data width = wider integer -> higher
        8-bit MCU
                                                                                               precision arithmetic
                             (PIC18)
                                                                               16-bits
                                                 Integrated 16 bits
                                                                                               instruction width = wider -> more com lex
        16-bit MCU
                                                                               16 bits
                               dsPIC30
                                                                                               instructions + higher precision arithmetic
      32-bit MCU
                                                               32 bits 32 bits
the PIC family
                                                                                      Sample PIC Families
                                                                                                          PIC10F2xx PIC12F5xx PIC16F5xx
 La program memory
                                                                                                                                                     PIC18F5xx
      I flash = re-write able, much faster to develop on
                                                                                            | More | 
       be prom = erasable programmable read only memory
                    Ly hard to write-erase
                                                                                                                                                      256 – 4K
  la control registers uses special functing to control
  4 peripherals = a device connected to a comp to provide
  communication (i/o) or func, PIC's have them too
  Ly accumulator based: stores the intermediate results of calculations in a special register, faster
  harvard arch, 75+8 inst with length 16-bit, 31×21 bit hardwore stack
 by speed: non-branching: 1, branching: 1 (cyclinst) - an instruction cycle is four clock cycles
PICIS programmers model
 ALU and the core + special func registers (SFRs) from data memory
 4 registers: WREG: 8-bit working register (accumulator, stores intermediate result)
                   BSR: bonk select register
                   STATUS: flag register (stores result) - flags: C,DC, Z,OV,N
                   PC, Table Pointer, SP (stack pointer), Stack, SF
  4 memory: program mem (flash)
                b data mem (general purpose register (GPR) files (RAM)+special purpose register (SPR) files)
  Ly 4 addressing modes: inheret = no argument, effecting device globally or operate one register
                                        implicitly. SLEEP, RESET, DAW
                                       Literal/immediate = with additional explicit argument (literal)
                                       CALL, GOTO, ADDLW, MOVEW sadd/move a literal val to W register
                                       I direct = specifices source or destination address, BSR
                                        indirect= 12 bit address is written one of the three special func reg FSRs
                                                        one of INDFs, POSTINCX, POSTDECX, PREINCX, PLUSX is used to
                                                           get content of the address pointed by FSR (work as a pointer)
                                                       · usefull for monipulating data arrays located in GPR registers
PICIS instruction set
 instruction format: opcode d a address

Ly access bit -> determines what address means (see boot salest reg or not)

result destination -> determines wheter output from ALV grees to WEEG or memory)

arithmetic/logic function to be performed
 > 77 instructions = 73 one word long (16 bit) + 4 two word long(32 bit) → divided into seven groups
                                                                        6 bit manipulation
 move (data copy) and load
                                                                                                                       > mouff
                                                                                                                            goto
 anith metic

∆ table read/write

 \delta logi c
                                                                        machine control
                                                                                                                            (for → move literal to file select register
 @ program redirection (broach/sumps)
 banks = PICIS 4036 registers divided into 16 banks, only one bank is active at a time
             bank switching can cause errors -> access bank to min errors
 access bank = lower 86, upper/last 160 locations -> 9=0 no bank switching
  . if no a in inst, to access special func reg set BBR to OXF (book 15)
```

moved floc [,a] = write content of week (working reg) to floc (file registers /data men) 8-bit a=0 > use access bank (default)-Access a=1 > use BSR-BANKED a=0 → use access bank (default) -ACCESS a=1 → use BSR-8

\*movwf 0x070,0: (0x70) ← w 0110 1110 + ++++ +++

movwf 0x070, ACCESS 0110 1110 0111 0000

opende over · mover 0 × 070, 1 : BSR = 0 → 0 × 070

move + 0x0+0, BANKED BSR=1 -> 0 x 1+0 65R=2 -> 0 ×270 +loc = [0x000, 0x05F] U [0xF60,0xeFF]

→ a=0 ignore BSR move to topo, Some

move to topo, Some

move to topo, Sep=0

mov(b = move 4-bit literal into BSR (16 bank- 4-bits) moulb 2 : 0000 0001, 0000, 0010, Bank select register is set to 2, opened no need select bank 2 to be used later on

moved floc [,d[,a] = d + floc copies a vol from data mem to w, or back to data mem 0=0 - w reg d=1 - + freg 0101 00da \$111 1111

[a10x0] - w - [0x010 + wom mout 0 x01D, 1 [Ox01D] - [0x01D] - Seatus bits

mouth fs, 1d = move contents of location fs to location fd 1100 ffff ffft ffff src · moult oxiao, over : [0x216] ← [0x16] 1100 fill fift fift det two words long

movib 0x2 select bank 1

movib 0x2 select bank 2

movub 0x24F [0 x23F] = w

d = ({loc}) + (w) 2 cycles

adduf floc [,d[,a] = d = (floc)+ (w)

w & [0 x 070] + (w) - reg changes w. ofoxo tubbo add wf 0x070, f [0x070] < [0x070] + (w) - mem changes subut floc [, d[,a] = d < (floc) - (w)

w. Ofoxo fudus w ← [0 ×070] - (w) wdus 0x070, f [0x070] ← [0x0+0] - (w)

op-code = movert, adduf ... Source = W register, memory location (floc), literal destination = w register, memory location (floc)

0x 01234567 - big endion = 01 23 45 67 (standard)