

9 - memory and programmable unit

memory unit = storage cells + circuits need to transfer data in and out


two types of memory (in digital systems)

- ① RAM - random access memory - can perform both read and write
- ② ROM - read-only memory - also considered a programmable logic device


words = a memory unit stores binary information in groups of bits (mostly 8 bits = 1 byte)
 ↳ a memory word may represent a number, an instruction, a char, etc.

RAM

- bunch of registers connected together, allowing users to select a particular address to read
- access times for different locations are always the same
- store many words, one per address, read and change



Memory sizes



base 2

K - kilo - $2^{10} = 1,024$

M - mega - $2^{20} = 1,048,576$

G - giga - $2^{30} = 1,073,741,824$

2^{28} bits → $\frac{2^{28}}{8}$ bytes → $\frac{2^{25}}{2^{20}}$ MB


- pc's usually come with 8 GB / 16 GB of RAM, smartphones have 2 / 4 GB of memory
- virtual memory = makes the memory larger than RAM's capacity.
 ↳ the operating system uses hard disk as a virtual memory

reading RAM

- CS → 1 (enable)
- content of the

clock → memory unit does not have an internal clock
 ↳ ...

- $WS \rightarrow 0$ (read)
- $ADRS \rightarrow$ desired address
- data input unused




\rightarrow uses external devices (CPU's)

access time = select a word and read it

cycle time = complete a write operation

writing RAM

- $CS \rightarrow 1$ (enable)
- $WS \rightarrow 1$ (write)
- $ADRS \rightarrow$ desired address
- $DATA \rightarrow$ word to store



types of memories

fast / cost more

① static ram (SRAM) = the stored data remains valid as long as the power is supplied

\rightarrow use latches instead of flip-flops = because latches are faster, cheaper, less hardware,

but getting the timing exactly right is problematic

② dynamic ram (DRAM) = built with capacitors $\rightarrow 1$: stored charge, 0 : no charge

\rightarrow capacitors lose their charge after a few milliseconds \rightarrow memory requires constant refreshing to charge the capacitor (that is, "dynamic")

\rightarrow smaller than SRAM (DRAM = 1 bit 1 capacitor, SRAM = 1 cell 4-6 transistors)

\rightarrow cheaper, and use less power than SRAM

\rightarrow disadvantage = its speed

\rightarrow easier to use


* dynamic ram is used for a computer's main memory

caches = real systems augment dynamic memory with small but fast selections of static memory (its size 128KB-120KB, but it increase the computer's speed significantly)

Static RAM	Dynamic RAM
Made up of flip-flops.	Made up of capacitors.
Large in size.	Small in size.
Data store in the form of voltage.	Data store in the form of charge.
Much expensive as compare to dynamic RAM	Less expensive as compare to static RAM
Low storage capacity	High storage capacity.
Consume more power	Consume less power
Fast	Slow
Data sustain with time.	Data loses with time, so need refreshing circuit*.


building RAM

one-bit ram cell: (no need address input, because it is just one-bit memory)




4x1 ram: 4 words, each 1 bit

↳ only one cell can be read or written at a time




4x4 ram



* to select words we use decoders (in linear way it is too complex)

↳ 2d decoding



error correction

↳ we need to detect whether there is an error : parity bit , etc..

SDRAM = synchronous DRAM → common now (memory chips = modules)

DDR-RAM = double data rate RAM → newer type (faster, use less power → notebooks, phones)

↳ DDR2 → DDR3 → DDR4 → DDR5 (released in 2020)

programmable logic devices (PLD's)

↳ reconfigurable IC (integrated circuit), built with many gates

types: - programmable ROM

- programmable logic array (PLA)

- programmable array logic (PAL)


- FPGA

ROM

- contents cannot be easily modified
- computers use roms to store the system BIOS
- cell-phones, vending machines, game machines etc. contain rom.
(automats)

Address-lines →

CS-enable/disable →






→ n data output lines -OUT


* they are actually combinational devices (not sequential)

↳ rom table is just a truth table, implemented using decoders, and or gates

how it is programmable = implementing different functions between the connections between the decoder and the or gates

rom example =






ROMs vs LAMs


roms are "non-volatile" = data is preserved even without power
ram's contents disappear once power is lost

Programmable Logic Arrays


- a rom is potentially inefficient because it uses a decoder → generates all possible minterms (no minimization)
- PLA makes the decoder part of the rom "programmable" too → instead of generating all minterms, generate necessary products




3x4x3 PLA example




blank





another example




$k \times m \times n$

$n \rightarrow$ functions


$k \rightarrow$ inputs

$m \rightarrow$ expressible max
product terms


Programmable Logic Devices (PLDs)



(a) Programmable read-only memory (PROM)




(c) Programmable logic array (PLA)



(b) Programmable array logic (PAL)

► Code converter: programmed PAL



Minimized Functions:

$$W = A + B.D + B.C$$

$$X = B.C'$$

$$Y = B + C$$

$$Z = A'.B'.C'.D + B.C.D + A.D' + B'.C.D'$$

4 or gate inputs

in PAL
you restrict
the used
or gates

Sequential programmable devices → programmable combinational logic + memory

① SPLD (sequential / simple programmable logic devices)

② CPLD (complex programmable logic devices)

③ FPGA (field-programmable gate array)

