



7- analyze and design sequential circuits

analyze

example:



Q_1 and Q_0 are feedbacks to the system



state table

present state	inputs	flip flop inputs	next state	outputs
Q_1 Q_0	X	J_1 K_1 J_0 K_0	Q_1 Q_0	Z
0 0	0	0 0 0 1	0 0	0
0 0	1	0 0 1 0	0 1	0
0 1	0	1 1 0 1	1 0	0
0 1	1	0 1 1 0	0 1	0
1 0	0	0 0 1 1	1 1	0
1 0	1	0 1 1 0	0 1	0
1 1	0	1 1 1 1	0 0	0
1 1	1	0 1 1 0	0 1	1


present state Q_1, Q_0
 $Z = Q_1 \cdot X \cdot Q_0$
 (in our example)

remember =

J	K	$Q(t+1)$	operation
0	0	$Q(t)$	no change
0	1	0	reset
1	0	1	set
1	1	$Q'(t)$	complement

filled with this
 flip-flop input equations
 $J_1 = X \cdot Q_0$
 $K_1 = X + Q_0$
 $J_0 = X + Q_1$
 $K_0 = X'$
 in our example we have JK flip flops \rightarrow it has 2 inputs)
 D and T flip flops have one input

state diagrams




sizes of the state diagrams
 n flip flops $\rightarrow 2^n$ nodes
 m inputs $\rightarrow 2^m$ each nodes' outgoing arrows

FSM (finite-state machine) models;

mealy machine = the output determined by current state + external input

moore machine = the output determined by only current state



design

example = to detect bit pattern "1001"

↳ one bit of input supplied on every clock cycle

ex:


1	1	0	0	1	1	0	1	0	0	1	0	0	1
0	0	0	0	1	0	0	0	0	1	0	0	1	

overlapping patterns

inputs
outputs


what we need

to remember inputs from previous clock cycles



Continued

we need two outgoing arrows for each node for x=0, x=1.



present state	input	next state	output
A	0	A	0
A	1	B	0
B	0	B	0
B	1	C	0
C	0	D	0
C	1	B	0
D	0	A	0
D	1	A	1

0/0

0 1 0 1

how many flip-flops do we need? $\lceil \log_2 n \rceil$

when 1 FF \rightarrow 0/1 \rightarrow 2 states
 2 FF \rightarrow 00/01/10/11 \rightarrow 4 states
 3 FF \rightarrow 000/001/.../111 \rightarrow 8 states

we have 4 states
 so \rightarrow 2 flip-flops

assigning binary codes

	Q_1	Q_0	x	Q_1	Q_0	z
	present	state	input	next	state	output
A \rightarrow 00	0	0	0	0	0	0
B \rightarrow 01	0	0	1	0	1	0
C \rightarrow 10	0	1	0	1	0	0
D \rightarrow 11	0	1	1	0	1	0
	1	0	0	1	1	0
	1	0	1	0	1	0
	1	1	0	0	0	0
	1	1	1	0	1	1

J	K	$Q(t+1)$
0	0	$Q(t)$
0	1	0
1	0	1
1	1	$Q'(t)$

finding flip-flop inputs

• depends on what kind of flip-flop you use

J-K flip-flop

Q_1	Q_0	x	Q_1	Q_0	flip flop inputs	z
present	state	input	next	state	J_1 K_1 J_0 K_0	output
0	0	0	0	0	0 x 0 x	0
0	0	1	0	1	0 x 1 x	0
0	1	0	1	0	1 x x 1	0
0	1	1	0	1	0 x x 0	0
1	0	0	1	1	x 0 1 x	0
1	0	1	x	1	x 1 1 x	0
1	1	0	0	0	x 1 x 1	0
1	1	1	0	1	x 1 x 0	1

present	Q_1	J_1	K_1	next	Q_1
0	0	x	0	0	0
0	0	x	0	0	0
0	1	x	1	1	0
0	0	x	0	0	0
1	x	0	1	1	0
1	x	1	0	1	0
1	x	1	0	1	0
1	x	1	0	1	0

present	Q_0	J_0	K_0	next	Q_0
0	0	x	0	0	0
0	0	x	0	0	0
0	1	x	1	1	0
0	1	x	0	1	0
1	x	0	1	1	0
1	x	1	0	1	0
1	x	1	0	1	0
1	x	0	1	1	0

finding equations for flip-flops

$$J_1 = \frac{x}{0 \mid 0 \ 0 \ 1 \ 1 \ 1 \ 0} \rightarrow 0_0 \cdot x'$$

$$J_0 = \frac{x}{0 \mid 0 \ 0 \ 1 \ 1 \ 1 \ 0} \rightarrow 0_1 + x$$


$$K_1 = \frac{x}{0 \mid x \ x \ 1 \ 0} \rightarrow 0_0 + x$$


$$K_0 = \frac{x}{0 \mid x \ 1 \ 1 \ x} \rightarrow x'$$

also for output \rightarrow

$$z = \frac{x}{0 \mid 0 \ 0 \ 0 \ 0 \ 0} \rightarrow x \cdot 0_1 \cdot 0_0$$

build the circuit





D flip-flop

Q_1, Q_0 present state	x input	Q_1, Q_0 next state	D_1	D_0	Z output
0 0	0	0 0	0	0	0
0 0	1	0 1	0	1	0
0 1	0	1 0	1	0	0
0 1	1	1 1	1	1	0
1 0	0	0 0	0	0	1
1 0	1	0 1	0	1	1
1 1	0	1 0	1	0	1
1 1	1	1 1	1	1	1

$D_1 \rightarrow$


Q_1, Q_0 x	00	01	11	10
0	0	1	0	1
1	0	0	0	0

$$Q_1' \cdot Q_0 \cdot X' + Q_1 \cdot Q_0' \cdot X'$$

$D_0 \rightarrow$

Q_1, Q_0 x	00	01	11	10
0	0	0	0	1
1	1	1	1	1

$$(Q_1 + X) \cdot (Q_0' + X)$$



☆ JK flip flops are simpler (they are many don't cares); in D flip-flops we don't have to set up flip-flop inputs (since $D = Q(t+1)$), but they are more complex than JK in practice D flip-flops are used more often
↳ one-input also

(vyarna) excitation tables

they show what flip flop inputs are required in order to make desired state change
→ backwards of the characteristic tables

J	K	$Q(t+1)$	operation
0	0	$Q(t)$	no change
0	1	0	reset
1	0	1	set
1	1	$Q'(t)$	complement



$Q(t)$	$Q(t+1)$	J	K	operation
0	0	0	x	no change / reset
0	1	1	x	set / complement
1	0	x	1	reset / complement
1	1	x	0	no change / set

D	$Q(t+1)$	operation
0	0	reset
1	1	set



$Q(t)$	$Q(t+1)$	D	operation
0	0	0	reset
0	1	1	set
1	0	0	reset
1	1	1	set


<u>I</u>	<u>$Q_i(t+1)$</u>	<u>operation</u>
0	$Q_i(t)$	no change
1	$\bar{Q}_i(t)$	complement



<u>$Q_i(t)$</u>	<u>$Q_i(t+1)$</u>	<u>I</u>	<u>operation</u>
0	0	0	no change
0	1	1	complement
1	0	1	complement
1	1	0	no change

state reduction

reducing the number of states while keeping the external input-output requirements



present state	next state		output	
	x=0	x=1	x=0	x=1
a	a	b	0	0
b	c	d	0	0
c	a	d	0	0
d	e	f	0	1
e	a	f	0	1
f	a	f	0	1
g	a	f	0	1

7 states \rightarrow 3 flip flops

e and g are equal: each of the set inputs \rightarrow same output with same state



present state	next state		output	
	x=0	x=1	x=0	x=1
a	a	b	0	0
b	c	d	0	0
c	a	d	0	0
d	e	f	0	1
e	a	f	0	1
f	e	f	0	1



present state	next state		output	
	x=0	x=1	x=0	x=1
a	a	b	0	0
b	c	d	0	0
c	a	d	0	0
d	e	f	0	1
e	a	d	0	1

5 states \rightarrow 3 flip-flops
(but simpler)

☆ zeros catching \rightarrow RS latch with 2 NOR gates
flip flop made of NAND gates