## interrupts


connection between CPV and I/O devices

· all i/o devices are different in speed, analog /digital..., and need different tasks: buffering controlling... programmed i/o = the status of i/o device is repeatedly checked by the program (polling=segment) -> wastefull interrupt ilo=the ilo device request the interrupt, then interrupt handling /service rutine

interrupt = temporary break in the flow of execution of a program (asynchronous = cpu does not know when it will arrive)

interrupt service routine (ISR) = deals with them, then continue where it was left off (MPV >micro processor unit in PIC)

by they normally handled by OS, but in embedded system, there is no as -> needs to be programmed



- in PIC all interrupts are hardware, maskable
- · intel has some sofware too
- · interrupts are disabled by default in Pic
- MPU checks interrupt request flag at the end of each inst
- @ if present reset the flag, save return address on the stack (instruction execution)
- 3 redirect to interrupt vectors, ISR meets request, MPU returns back

I interrupt flags in PIC = enable / disable, request, high priority / low priority

special function registers -> INTCON (interrupt), RCON (priority), IPR-PIE-PIR (internal int)

GIE = global interrupt enable (7th bit of INTCON), if it is 0, no interrupts are enabled

RCON = reset control , : 1 7th bit 0 , no priority sall are high as default

\* pins must be defined as inputs to use as interrupt flag

initialization = clrf INTCON movie B'00010000 mover INTCON bef INTCON, GIE finally, enable all interrupts only

## Internal Interrupts

- ▶ PIC18 MCU internal interrupt sources

  - A/D converte
- Each interrupt has three bits
- Interrupt priority bit
- Interrupt enable bit Interrupt request bit (flag)
- Interrupt registers
- Interrupt Priority Register
- Peripheral Interrupt Enable
- high priority interrupts are automatically saved into registers, low ones must be saved by the programmer
- · enabled interrupts must be checked by programmer, when there is a interrupt, to determine which one's

acknowledging the interrupt = clearing interrupt flag before returning from the ISR

- · Ish for one interrupt must be short to not to miss another interrupt
- · in basic i/o very short signals can be missed but not in interrupts (you can response lake though)
- · for different speed communication, buffer is needed

ring buffers = to implement FIFO data, two pointers; one for head one for tail, if full go to beginning