11 - register transfer and microoperations

microoperations = the operations on the data in the registers. La existift, load, clear, writh metic, logic

| in transfer level List of BC Registers | | | | | | |
|--|----|------------------------|------------------------------|--|--|--|
| DR ° | 16 | Data Register | Holds memory operand | | | |
| AR | 12 | Address Register | Holds address for memory | | | |
| AC | 16 | Accumulator | Processor register | | | |
| IR | 16 | Instruction Register | Holds instruction code | | | |
| PC | 12 | Program Counter | Holds address of instruction | | | |
| TR | 16 | Temporary Register | Holds temporary data | | | |
| INPR | 8 | Input Register | Holds input character | | | |
| OUTR | 8 | Output Register | Holds output character | | | |

| Register | different | block | giagram | °+ S | how | ing i | ndivi | dual | bits | | | |
|-------------|-----------|-------|---------|---------|------|-------|-------|------|------|---|------|---|
| | R1 | | | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 15 | | | 0 | 15 | | | | 8 | 7 | | | 0 |
| | R2 | | | | | PC | (H) | | | P | C(L) | |
| Numbering o | of bits | | | Su | bfle | lds | | | | | | |

organization of a digita system = registers + microoperations + control signals

Register Transfer Language

In register transfer level

register transfer = R3 = R5 -> copying all the contents of one register to another

- · during one clock pulse, parallel load in RB
- · R5 remains same
- · there one control lines to perform action

control functions = P: R3ER5

if P=1, then load the contents of register R5 into R3.

simultaneous operation = P: R3 CR5, MARE IR

| basic symbols for register transfers | | | | | | |
|--------------------------------------|---|----------------------------------|--|--|--|--|
| Symbols | Description | Examples | | | | |
| Capital letters & numerals | Denotes a register | MAR, R2 | | | | |
| Parentheses () | Denotes a part of a register | R2(0-7), R2(L) | | | | |
| Arrow ← | Denotes transfer of information | R 2 ← R 1 | | | | |
| Colon : | Denotes termination of control function | P: | | | | |
| Comma , | Separates two micro-operations | $A \leftarrow B, B \leftarrow A$ | | | | |

connecting registers:

not practical to use n(n-1) lines to load each register with all other register conte

the bus = one centeralized set of circuits for data transfer

Lyhave control circuits to select source and destination registers Lyusing decoders, muxes, three state buffers, R2-R1 = BUS-R1, R2-BUS

memory: (ram)

Is a sequential circuit that contains nome number of registers

M= memory, MAR/AR= memory address register

memory read: RI = MIMAR] -> read a value from a location in memory and load it into a register

memory write: MEMAR] = RI > write a value from a register to a location in memory

microoperations in computer systems

- 1) register transfer
- (2) arithmetic
- 10 logic -> 16 different logic functions between two bits
- 4 shift

| П | | |
|---|------------------------|--|
| | $A \leftarrow B$ | Transfer content of reg. B into reg. A |
| | $AR \leftarrow DR(AD)$ | Transfer content of AD portion of reg. DR into reg. AR |
| | A ← constant | Transfer a binary constant into reg. A |
| | ABUS ← R1, R2 ← ABUS | Transfer content of R1 into bus A and, at the same time, transfer content of bus A into R2 |
| | AR | Address register |
| | DR | Data register |
| | M[R] | Memory word specified by reg. R |
| | М | Equivalent to M[AR] |
| | DR ← M | Memory <i>read</i> operation: transfers content of memory word specified by AR into DR |
| | M← DR | Memory <i>write</i> operation: transfers content of DR into memory word specified by AR |

Summary of Typical Arithmetic Micro-Operations

| R3 ← R1 + R2 | Contents of R1 plus R2 transferred to R3 |
|------------------|--|
| R3 ← R1 - R2 | Contents of R1 minus R2 transferred to R3 |
| R2 ← R2' | Complement the contents of R2 |
| R2 ← R2'+1 | 2's complement the contents of R2 (negate) |
| R3 ← R1 + R2'+ 1 | subtraction |
| R1 ← R1 + 1 | Increment (2) arith metic |
| R1 ← R1 - 1 | Decrement |

selective set: A = A+B -> if a bit in B is set to 1, that same position in A gets set to 1, otherwise that bit in A teeps its previous value set certain bits

ex: 1100 A+

1010 B 1010 B selective complement: A
A AB

if a bit in B is set to 1, that same position in A gets complemented from its original value, prheruse it is unchanged. complement certain bi ex: 1100 A+
1010 B

OL 10 A(++1) (ACABB)

selective clear: A = A.B' -> if a bit in B is set to I, that position in A gets set to D, otherwise it is unchanded clear certain bits ex: 1100 At 1010 B 0100 A(+1) (A = A.B')

mask operation: A = A.B \rightarrow if a bit in B is 3ct to 0, that same position in A gets to set 0, otherwise it is unchanged clear certain bits ex: 11 0 0 A+
1010 B
1000 A(t+1) (A=AB)

clear operation: $A = A \oplus B \rightarrow if$ the bits in the same position in A and B are the same, they are cleared in A, otherwise they are set in A.

ex: 1100 At
1010 B
0110 At+1) (A = A \ B)

insert operation: At (A.B)+() to introduce a specific bit pattern into A register, leaving the other bit positions unchanged: done as:

Leaving the other bit positions

Leaving the

shift microoperations

1 logical shift

the serial input to the shift is a O. (right shift of 111 is O11, left shift 110) sh! logical shift left R2 = Shr R2 in a register transfer language Shr: logical shift right R3 = Shl R3

② circular shift

the Serial input is the bit that shifted out of the other end of the register.

cil:circular shift left R2 = cil R2 (1011 = cir > 0111)

cir: circular shift right R3 = cir R3

ash: arithmetic shift | divides a signed number by two (10100111 -) 01001110)

overflow = ash left shift must check, if the leftmost two bits differ >> the shift will result in an ever