here are two different segments for initialized and uninitialized variable in um, because uninitialized ones do not occupy any space in the executable UM ---> MMU (memory management unit) -> physical memory *maps the addresses (first checks TLB if not exists) if you execute two hello word programs concurrently, their virtual memory addresses will be same but they map to different physical memory addresses - CPU works with virtual addresses, does not know physical memory TLB (translation lookaside buffer) = cache for translation memory management techniques fixed partition = base register (3K) + offset (virtual address) -> physical memory ·for every process only change base register to isolate, but partitions into startic/single sizes, internal fragmentation, fast variable partition = limit register (sine of the program) + base register + virtual address -> physical mem paging = N pages for one process -> N same size frames in physical mem pages pages physical mem pages pa · different page table for different > which line to look in page frame processes (different mapping) page size = 2 (212) page table base pointer register L= # of bits used in offsett PT= VPN -> PPN (VAXPA) VM size= 232 bytes table would be huge IVAl = 32 bits if | Page | = 212 bytes -> 12 -> page offset PT size = 20 × 4 = 4 MB physical page number if IPM = 230 bytes -> IPAI -> 30 bits PTE (page toble entry) max physical mem supported = 2 × (1 frame size) PPN
> read/write/execute permissions n= page frame number bits -> reference bit (whether page accessed) ----> dirty bit (page is modified) TLB ·page tables are also stored in physical memory, costly to reach every time -> cache TLB caches page table entries page fault = when virtual address translation connot be done (valid bit=0) when a process starts to execution, its not brought, all valid bit in PT are =0, if you try to read 16, it will be brought after page fault -> demand paging temporal locality = memory accessed recently tends to be accessed again soon spatial locality = memory locations near recently -accessed mem is likely to be referenced soon page replacement policies random = lowest performance limit optimum (min) = highest performance limit, assumed to know future page references picks the latest to be accessed FIFO= throw out pages in order what they were allocated - keeps them in a queue, insert at buttom and swich all to top suffers from Belady's algorithm = performance can get worse when increase the physical mem LRU(least recently used) = the frame with minimum /oldest timestamp is throwed by keeping the timestamps in memory and sorting to find min is costly LPU with additional reference bits = keep a 3/4 bit counter per page, periodically scan all pages in physical mem, if shift counter with reference bit, then clear reference bit

t=1 1000 counter

t=2 0100 throw the page with lowest t=2 0100 t=3 1010 throw the page with lowest counter second chance-clock = scan PTE starting from the clock hand, if ref bit=1, clear it, and give it a second chance else throw the page second chance - queue = iterate over the FIFO queue instead of PTE enhanced second chance-clock = consider also modify bit select order \Rightarrow (0,0) no ref, not modified \Rightarrow (0,1) (no ref, modified) \Rightarrow (1,0) \Rightarrow (1,1)