
6 - synchronous sequential circuits

flip-flop / latch = circuit that has two stable states and can be used to state information (menory)




· same inputs can produce different outputs, depending on memory

Memory


- 1) holds a value
- 1 the value that was saved can be read
- (3) the value that was saved can be changed

basic idea of storage in circuits:
make a loop (feedback), so the
circuit outputs are inputs.



using NANO gates - SR latch (set/reset) > memories and sequential inputs -> S, R

outputs > a, a' > they fed back into the circuit > also inputs




$$Q_{1 \text{ next}} = (R + Q_{1 \text{ current}})$$

 $Q'_{1 \text{ next}} = (S + Q_{1 \text{ current}})$

	inp S	uts R	ري <u>۾</u>	rrent Qʻ	ne O _l	×t &	Cleareds an current a
Se=∞ {	00	0	0 (1	0 1	10	(depends on current a remain in the same state
SR=01 {	00	1	0	1	0	1 1	resct/clear to 0
SR=10 {	۱ 1	0	0	10	1 L	0 0	set to 1
						•	S R O. O O no change O O (reset) 1 O L(set)

If when SR=11 -> O1 = O1 = O (contradiction) -> infinite loop (don't set SR=11)

latch delays:




example
$$SR = 10$$

$$O_1 = 0 \Rightarrow O_1' = 1$$

$$I_2 O_{next} = 1$$

an S-R latch with a control input C




Control input =

acts like an enable

O -> no change in the output


⊥ → actions in the table


a data latch D based on an S-R latch




C A Q 0 x no change 1 0 0 1 1 1 (c=1, Q=b) no need for two inputs to set and reset

state diagrams: are used to describe sequential circuits





lacthes in real life




ALU: arithmetic logic unit: Joes with motic operations operations like addition, substruction, and logic operations like and, or Latches: acting as a memory

example


the operation that we want to implement G=X+L -increment when and how to stop cycle?

when add another signal to circuit, when it is I, the computation is completed clocks: TIT -> used to synchronize circuits (the period must be set appropriately for the ALU)




the latch will be enable for writing


higher frequency loes not always mean faster machine. (the work done at each)



C= enables either the D latch or the SR latch, but not both



Starting value of Q = flip-flops provide inputs that let us set or clear the state so we reset the circuit once to initalize



Charasteristic tables


the tables that we've made so for, but we do not add c=0 to simplify. (C=1 in the tables)

• the table: do not indicate the positive edge -triggered behaviour.

Lit does not matter which trigger to use, but we cannot refer it from the table




T	flip-flop
<u>T</u>	Q(t) Operation Q(t) no change Q'(t) complement
	annon manuscriptura de la compania del compania del compania de la compania del compania de la compania del



Committee of the Commit
$Q_1(t+1) = T' \cdot Q_1(t) + T \cdot Q_1'(t)$
= T @ Q(t)

dharacteristic equations t



SUMMORY

• to use memory in larger circuits, we need to:

beep latches disabled until new values are ready to be stored

Is enable the latches just long enough for the update to occur

·a clack signal is used to synchronize circuits, the cycle time reflects how long operations take

• flip-flops restrict the memory writing interval, to Just the positive edge of the clock signal ensures that memory is updated only once per clock cycle

they are several different kinds of flip-flops, but they all serve the same purpose - storing b