


## 6 - synchronous sequential circuits

flip-flop / latch = circuit that has two stable states and can be used to store state information (memory)




- same inputs can produce different outputs, depending on memory

memory

- ① holds a value
- ② the value that was saved can be read
- ③ the value that was saved can be changed


basic idea of storage in circuits:  
make a loop (feedback), so the circuit outputs are inputs.



- ① ✓
- ② ✓
- ③ ✗ → we cannot change Q

using NAND gates - SR latch (set/reset) → memories and sequential inputs → S, R

outputs → Q, Q' → they feed back into the circuit → also inputs



$$Q_{next} = (R + Q'_{current})'$$

$$Q'_{next} = (S + Q_{current})'$$

	inputs		current		next	
	S	R	Q	Q'	Q	Q'
SR=00	0	0	0	1	0	1
	0	0	1	0	1	0
SR=01	0	1	0	1	0	1
	0	1	1	0	0	1
SR=10	1	0	0	1	1	0
	1	0	1	0	1	0

(depends on current Q remain in the same state)

reset/clear to 0


set to 1

S	R	Q
0	0	no change
0	1	0 (reset)
1	0	1 (set)

1 1 avoid!

☆ when SR=11 → Q=Q'=0 (contradiction) → infinite loop (don't set SR=11)

latch delays:




example

$$SR=10$$

$$Q=0 \rightarrow Q'=1$$


$$\hookrightarrow Q_{next}=1$$

an S-R latch with a control input C



C control input =  
acts like an enable  
 $\frac{C}{0} \rightarrow$  no change in the output  
 $1 \rightarrow$  acts as in the table

a data latch D based on an S-R latch




C	D	Q
0	x	no change
1	0	0
1	1	1

(C=1, Q=D)  
no need for two inputs to set and reset

state diagrams: are used to describe sequential circuits

C	D	Q(t+1)
0	x	Q(t)
1	0	0
1	1	1




latches in real life



ALU: arithmetic logic unit: does arithmetic operations like addition, subtraction, and logic operations like and, or  
Latches: acting as a memory

example

the operation that we want to implement  $G = X + 1 \rightarrow$  increment  
when and how to stop cycle?


when: add another signal to circuit, when it is 1, the computation is completed  
clocks:   $\rightarrow$  used to synchronize circuits (the period must be set appropriately for the ALU)



$C=1$   
the latch will be enable for writing

★ higher frequency does not always mean faster machine. (the work done at each period is also important)

how: by combining latches together in a special way to form flip-flops  
flip-flops:





C = enables either the D latch or the SR latch, but not both

C	D latch (master)	SR latch (slave)
0	enabled → whenever D changes the master's output changes too	disabled → has no effect on it maintains current state
1	disabled → output is the last D input value	enabled → its state changes to reflect the master's output → the D input value (when C=1)


D flip-flop:

- positive edge triggered flip-flop
- the output changes only after the positive edge of C.



C	D	Q
0	x	no change
1	0	0 (reset)
1	1	1 (set)

same with D latch, but we have a clock



negative edge  
(response)




(responding to a clock)  
• response to positive level

starting value of Q = flip-flops provide inputs that let us set or clear the state  
→ so we reset the circuit once to initialize


### Flip-flop variations

T flip-flop: can only maintain or complement its current state



C	T	Q next
0	x	no change
1	0	no change
1	1	Q current

JK flip-flop: has inputs act like S and R, but 11 state is used here to complement current state



C	J	K	Q next
0	x	x	no change
1	0	0	no change
1	0	1	0 (reset)
1	1	0	1 (set)
1	1	1	Q' current

## Characteristic tables

: the tables that we've made so far, but we do not add  $C=0$  to simplify. ( $C=1$  in the tables) no change

- the tables do not indicate the positive edge-triggered behaviour.

↳ it does not matter which trigger to use, but we cannot refer it from the table

### D Flip-flop

D	$Q(t)$	Operation
0	0	reset
1	1	set

$$Q(t+1) = D$$

### T Flip-flop

T	$Q(t)$	Operation
0	$Q(t)$	no change
1	$Q'(t)$	complement

$$Q(t+1) = T' \cdot Q(t) + T \cdot Q'(t)$$

$$= T \oplus Q(t)$$


### J-K Flip-flop

J	K	$Q(t)$	Operation
0	0	$Q(t)$	no change
0	1	0	reset
1	0	1	set
1	1	$Q'(t)$	complement

$$Q(t+1) = K' \cdot Q(t) + J \cdot Q'(t)$$

characteristic equations

## Flip-flop timing diagrams



## Summary

- to use memory in larger circuits, we need to:
  - ↳ keep latches disabled until new values are ready to be stored
  - ↳ enable the latches just long enough for the update to occur
- a clock signal is used to synchronize circuits. the cycle time reflects how long operations take
- flip-flops restrict the memory writing interval, to just the positive edge of the clock signal
  - ↳ ensures that memory is updated only once per clock cycle
  - ↳ they are several different kinds of flip-flops, but they all serve the same purpose  $\rightarrow$  storing b