Skip to content
Commodore 64 PLA replacement
Verilog
Branch: master
Clone or download
Fetching latest commit…
Cannot retrieve the latest commit at this time.
Permalink
Type Name Latest commit message Commit time
Failed to load latest commit information.
hdl
kicad
.gitignore
LICENSE.txt
README.md
dodgypla-schematic.pdf
dodgypla_shot.jpg

README.md

PLA replacement for C64.

DodgyPLA picture

Based on the work by skoe:

https://bitbucket.org/skoe/pla http://skoe.de/docs/c64-dissected/pla/c64_pla_dissected_a4ds.pdf

This design uses the Xilinx XC9536XL, which has 5V tolerant inputs essential for operation with the Commodore 64.

As opposed to skoe's design, the required CASRAM delay is implemented in Verilog instead of using additional components.

This project includes:

  • A Xilinx ISE project written in Verilog for Xilinx XC9536XL
  • A KiCad project including a board designed for home etching
You can’t perform that action at this time.