

Combinational Logic Design: Part 7: 8-bit Barrel Shifter

Author Adil R.

May 2025

1 Introduction

A barrel shifter is a digital circuit that can shift a data word by a specified number of bits in one clock cycle. Unlike regular shifters that can only shift one position per cycle, a barrel shifter can perform multiple shifts in parallel. This report presents the design and implementation of an 8-bit barrel shifter in Verilog HDL. The design supports both left and right shift operations with variable shift amounts.

2 Design Description

The 8-bit barrel shifter has the following specifications:

- 8-bit input data (data_in)
- 3-bit shift amount (shift)
- Control signal for shift direction (dir: 0 for right, 1 for left)
- 8-bit output data (data_out)

The barrel shifter operates by using multiplexers to select between shifted and unshifted versions of the input data. For an 8-bit shifter with 3-bit shift control, we need three stages of multiplexing (for shifts of 1, 2, and 4 bits).

2.1 Truth Table

Direction (dir)	Shift Amount (shift)	Input (data_in)	Output (data_out)
0 (Right)	000	10101010	10101010
0 (Right)	001	10101010	01010101
0 (Right)	010	10101010	00101010
0 (Right)	100	10101010	00001010
1 (Left)	001	10101010	01010100
1 (Left)	010	10101010	10101000
1 (Left)	100	10101010	10100000

Table 1: Sample Barrel Shifter Truth Table

3 Verilog Implementation

```
1  `timescale 1ns / 1ps
2
3  module barrel_shifter_8bit (
4      input [7:0] data_in,
5      input [2:0] shift,
6      input dir,
7      output reg [7:0] data_out
8  );
9
10     always @(*) begin
11         if (dir) begin // Left shift
12             data_out = data_in << shift;
13         end else begin // Right shift
14             data_out = data_in >> shift;
15         end
16     end
17
18 endmodule
```

4 Test Bench

```
1  `timescale 1ns/1ps
2
3  module tb_barrel_shifter();
4      reg [7:0] data_in;
5      reg [2:0] shift;
6      reg dir;
7      wire [7:0] data_out;
8
9      // Instantiate the barrel shifter
10     barrel_shifter_8bit uut (
11         .data_in(data_in),
12         .shift(shift),
13         .dir(dir),
14         .data_out(data_out)
15     );
16
17     initial begin
18         // Test right shifts
19         dir = 0;
20         data_in = 8'b10101010;
21         shift = 0; #10;
22         shift = 1; #10;
23         shift = 2; #10;
24         shift = 3; #10;
25         shift = 4; #10;
26
27         // Test left shifts
28         dir = 1;
29         data_in = 8'b10101010;
30         shift = 0; #10;
31         shift = 1; #10;
32         shift = 2; #10;
33         shift = 3; #10;
34         shift = 4; #10;
35
36         // Additional test cases
37         dir = 0;
38         data_in = 8'b11110000;
39         shift = 2; #10;
40
41         dir = 1;
```

```

42     data_in = 8'b00001111;
43     shift = 3; #10;
44
45     $finish;
46 end
47
48 initial begin
49     $monitor("Time=%0t dir=%b data_in=%b shift=%d data_out=%b",
50             $time, dir, data_in, shift, data_out);
51 end
52
53 endmodule

```

5 Conclusion

- The 8-bit barrel shifter was successfully designed and implemented in Verilog HDL.
- The design demonstrates efficient shifting operations for both left and right directions with variable shift amounts.
- The test bench verifies all possible shift combinations, confirming the correct functionality of the design.




Figure 1: Schematic of the 8-bit Barrel Shifter




Figure 2: Simulation Waveform