# Combinational Logic Design: Part 1: 4-to-1 Multiplexer

Author Adil R.

May 2025

#### 1 Introduction

This document describes the design, verification, and simulation results of a 4-to-1 multiplexer (MUX) implemented in Verilog HDL. The multiplexer is a fundamental digital component that selects one of several input signals and forwards it to a single output line based on select inputs.

### 2 Design Description

The 4-to-1 MUX has the following specifications:

- 4 data input lines (D[3:0])
- 2 select lines (S[1:0])
- 1 output line (Y)
- Fully combinational logic

The selection behavior is as follows:

Select Lines (S)	Output (Y)
00	D[0]
01	D[1]
10	D[2]
11	D[3]

Table 1: Truth Table for 4-to-1 MUX

## 3 Verilog Implementation

The implementation uses direct array indexing for optimal synthesis:

Listing 1: 4-to-1 Multiplexer Verilog Code

### 4 Test Bench Design

A comprehensive test bench was developed to verify all functionality:

- Tests all fundamental input combinations
- Includes individual channel verification
- Tests alternating data patterns (0101, 1010)
- Verifies edge cases (all ones, all zeros)
- Includes random stimulus validation
- Generates waveform dump for visual debugging

```
'timescale 1ns / 1ps
   module tb_mux4to1();
        // Inputs
        reg [3:0] D;
        reg [1:0] S;
        // Output
        wire Y;
        // Instantiate the Unit Under Test (UUT)
        mux4to1 uut (
             .D(D),
             .S(S),
             .Y(Y)
16
        );
        // Clock generation (not strictly needed for combinational logic)
18
19
        reg clk = 0;
        always #5 clk = ~clk;
20
21
        // Test sequence
        initial begin
23
24
             // Initialize inputs
25
             D = 4, b0000;
26
             S = 2,000;
27
28
             // Dump waveforms (for visualization in tools like GTKWave)
29
             $dumpfile("mux4to1.vcd");
             $dumpvars(0, tb_mux4to1);
30
31
             // Test all select combinations with different data patterns
32
             // Test case 1: Verify each input channel separately
33
             $display("Testing individual channels...");
             D = 4'b0001; // Only D[0] is high
35
             S = 2'b00; #10; $display("S=\%b, D=\%b, Y=\%b (Expected: 1)", S, D, Y);
36
             S = 2'b01; #10; $display("S=%b, D=%b, Y=%b (Expected: 0)", S, D, Y);
S = 2'b10; #10; $display("S=%b, D=%b, Y=%b (Expected: 0)", S, D, Y);
S = 2'b11; #10; $display("S=%b, D=%b, Y=%b (Expected: 0)", S, D, Y);
37
38
40
             D = 4'b0010; // Only D[1] is high
             S = 2'b00; #10; $display("S=%b, D=%b, Y=%b (Expected: 0)", S, D, Y);
S = 2'b01; #10; $display("S=%b, D=%b, Y=%b (Expected: 1)", S, D, Y);
S = 2'b10; #10; $display("S=%b, D=%b, Y=%b (Expected: 0)", S, D, Y);
42
43
44
             S = 2'b11; #10; $display("S=%b, D=%b, Y=%b (Expected: 0)", S, D, Y);
47
             // Test case 2: Verify all channels with alternating pattern
             $display("\nTesting alternating pattern...");
             D = 4'b0101:
             S = 2'b00; #10; $display("S=\%b, D=\%b, Y=\%b (Expected: 1)", S, D, Y);
```

```
S = 2'b01; #10; $display("S=%b, D=%b, Y=%b (Expected: 0)", S, D, Y);
S = 2'b10; #10; $display("S=%b, D=%b, Y=%b (Expected: 1)", S, D, Y);
S = 2'b11; #10; $display("S=%b, D=%b, Y=%b (Expected: 0)", S, D, Y);
              // Test case 3: Verify all channels with different pattern
55
56
              $display("\nTesting different pattern...");
57
              D = 4'b1010;
58
              S = 2'b00; #10; $display("S=%b, D=%b, Y=%b (Expected: 0)", S, D, Y);
             S = 2'b01; #10; $display("S=%b, D=%b, Y=%b (Expected: 1)", S, D, Y);
S = 2'b10; #10; $display("S=%b, D=%b, Y=%b (Expected: 0)", S, D, Y);
S = 2'b11; #10; $display("S=%b, D=%b, Y=%b (Expected: 1)", S, D, Y);
60
61
62
              // Test case 4: Verify all inputs high
63
              $display("\nTesting all inputs high...");
              D = 4'b1111:
65
66
              S = 2'b00; #10; $\display(\"S=\%b, D=\%b, Y=\%b (Expected: 1)\", S, D, Y);
              S = 2'b01; #10; $display("S=%b, D=%b, Y=%b (Expected: 1)", S, D, Y);
67
68
              S = 2'b10; #10; $display("S=%b, D=%b, Y=%b (Expected: 1)", S, D, Y);
              S = 2'b11; #10; $display("S=%b, D=%b, Y=%b (Expected: 1)", S, D, Y);
69
70
              // Test case 5: Random testing
              $display("\nRandom testing...");
              repeat(5) begin
                   D = $random;
75
                   S = $random;
76
77
78
                   #10;
                   $display("S=%b, D=%b, Y=%b", S, D, Y);
              $display("\nTestbench completed");
80
              $finish;
        end
   endmodule
```

Listing 2: Test Bench Code

#### 5 Conclusion

The 4-to-1 multiplexer was successfully implemented and verified through comprehensive testing. All test cases passed with the output matching expected results. The design demonstrates correct functionality for:

- All possible select line combinations
- Various input patterns
- Edge cases
- Random inputs

The implementation using direct array indexing proved to be both efficient and readable.




Figure 1: schematic




Figure 2: waveform