# Sequential Logic Design: Part 1: 4-bit asynchronous up counter

Author Adil R.

May 2025

### 1 Introduction

A 4-bit asynchronous up counter is a sequential logic circuit that counts from 0000 to 1111 (0 to 15 in decimal) and then rolls over to 0000. Unlike synchronous counters, in asynchronous counters (also called ripple counters), the flip-flops are not clocked simultaneously. The clock signal ripples through the flip-flops, with each subsequent flip-flop being triggered by the output of the previous one.

### 2 Design Description

The 4-bit asynchronous up counter is constructed using four T flip-flops connected in series. The key characteristics are:

- Each flip-flop divides the frequency of the previous stage by 2
- The output of each flip-flop serves as the clock input for the next flip-flop
- All flip-flops are negative-edge triggered
- The counter exhibits a ripple effect as the clock propagates through the chain

#### 2.1 Truth Table

Q3	Q2	Q1	Q0	Decimal
0	0	0	0	0
0	0	0	1	1
0	0	1	0	$\frac{2}{3}$
0	0	1	1	
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	9
1	0	1	0	10
1	0	1	1	11
1	1	0	0	12
1	1	0	1	13
1	1	1	0	14
1	1	1	1	15

Table 1: 4-bit asynchronous up counter output sequence

# 3 Verilog Implementation

# 3.1 T Flip-Flop Module

## 3.2 Top-Level Counter Module

```
module async_counter_4bit(
       input
                   clk,
       input
       output [3:0] q
  );
       // Instantiate four T flip-flops
       t_ff ff0 (
           .clk(clk),
13
           .rst(rst),
14
15
           .q(q[0])
16
      t_ff ff1 (
17
           .clk(q[0]),
18
           .rst(rst),
19
20
           .q(q[1])
      );
22
       t_ff ff2 (
          .clk(q[1]),
25
           .rst(rst),
26
           .q(q[2])
27
29
       t_ff ff3 (
           .clk(q[2]),
           .rst(rst),
31
32
           .q(q[3])
      );
  endmodule
```

### 4 Test Bench

```
'timescale 1ns/1ps
  module tb_async_counter_4bit;
       // Inputs
       reg clk;
      reg rst;
       // Outputs
       wire [3:0] q;
       // Instantiate Unit Under Test
       async\_counter\_4bit uut (
           .clk(clk),
           .rst(rst),
           .q(q)
17
18
19
      // Clock generation
      initial begin
20
21
           clk = 0;
           forever #5 clk = ~clk;
22
23
24
25
       // Reset control
      initial begin
           rst = 1'b1; // Active high reset
           #10 rst = 1'b0;
27
28
           #160 $finish;
29
       end
30
       // Monitoring
32
       initial begin
           $monitor("Time = %0t ns, Q = %4b (%0d)",
33
                    $time, q, q);
34
35
  endmodule
```

### 5 Conclusion

- The 4-bit asynchronous up counter was successfully designed and implemented in Verilog HDL.
- The simulation results confirm that the counter correctly sequences through all 16 states (0000 to 1111) before rolling over.




Figure 1: Schematic diagram of the 4-bit asynchronous up counter



Figure 2: Simulation waveform showing the counter operation