

Combinational Logic Design: Part 4: Implementation of Full Adder Using Only NAND Gates

Author Adil R.

May 2025

1 Introduction

This project implements a full adder using only NAND gates through structural Verilog modeling. The design strictly uses gate-level instantiation without any data flow constructs, demonstrating how to build complex logic purely from NAND gate interconnections.

2 Design Description

2.1 Specifications

- Inputs: A, B, C_{in} (three 1-bit inputs)
- Outputs: S, C_{out} (sum and carry-out)
- Implementation constraint:
 - Only NAND gate primitives
 - No data flow modeling (no `assign` statements)
 - Pure structural implementation

Truth Table:

A	B	C_{in}	S	C_{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

2.2 Gate-Level Implementation

The implementation uses 11 NAND gates arranged in three stages:

1. First XOR Stage (4 gates): Implements $A \oplus B$
2. Second XOR Stage (4 gates): Implements $(A \oplus B) \oplus C_{in}$ for Sum
3. Carry Stage (3 gates): Implements $C_{out} = (A \cdot B) + (C_{in} \cdot (A \oplus B))$

3 Verilog Implementation (Structural)

```
1  `timescale 1ns / 1ps
2  module full_adder_nand(
3      input A, B, Cin,
4      output S, Cout
5  );
6      // Internal wires for gate connections
7      wire w1, w2, w3, w4;
8      wire w5, w6, w7, w8;
9      wire w9, w10;
10
11     // First XOR stage:
12     nand G1(w1, A, B);
13     nand G2(w2, A, w1);
14     nand G3(w3, B, w1);
15     nand G4(w4, w2, w3);
16
17     // Second XOR stage:
18     nand G5(w5, w4, Cin);
19     nand G6(w6, w4, w5);
20     nand G7(w7, Cin, w5);
21     nand G8(S, w6, w7);
22
23     // Carry generation using 3 NAND gates
24     nand G9(w9, A, B);
25     nand G10(w10, Cin, w4);
26     nand G11(Cout, w9, w10);
27 endmodule
```

Listing 1: Structural NAND-Only Full Adder

4 Test Bench

```
1  `timescale 1ns / 1ps
2  module tb_full_adder_nand;
3      // Inputs
4      reg A, B, Cin;
5      // Outputs
6      wire S, Cout;
7
8      // Instantiate unit under test
9      full_adder_nand uut (.A(A), .B(B), .Cin(Cin), .S(S), .Cout(Cout));
10
11     initial begin
12         // Test all combinations
13         $display("Time\tA B Cin\tS Cout");
14         $monitor("%4t\t%b %b %b\t%b %b", $time, A, B, Cin, S, Cout);
15
16         A=0; B=0; Cin=0; #10;
17         A=0; B=0; Cin=1; #10;
18         A=0; B=1; Cin=0; #10;
19         A=0; B=1; Cin=1; #10;
20         A=1; B=0; Cin=0; #10;
21         A=1; B=0; Cin=1; #10;
22         A=1; B=1; Cin=0; #10;
23         A=1; B=1; Cin=1; #10;
24
25         #10 $finish;
26     end
27 endmodule
```

Listing 2: Structural Implementation Test Bench

5 Conclusion

- Successfully implemented full adder using only structural NAND gates
- Demonstrated the universality of NAND gates
- Pure structural modeling shows actual gate-level implementation
- Total gate count: 11 NAND gates
- Can be extended to multi-bit adders by cascading




Figure 1: schematic



Figure 2: waveform