

Combinational Logic Design: Part 3: 3-bit Even Parity Generator

Author Adil R.

May 2025

1 Introduction

A parity generator is a combinational circuit that generates the parity bit for a given set of data bits. In this project, I design a 3-bit even parity generator that produces a parity bit to make the total number of 1s in the 4-bit output (3 data bits + 1 parity bit) even. This type of circuit is commonly used in digital systems for error detection.

2 Design Description

2.1 Specifications

- Input: 3-bit data (A, B, C)
- Output: 1-bit even parity (P)
- Function: $P = \text{XOR of all input bits}$

Truth Table:

A	B	C	P
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

3 Verilog Implementation

```
1 `timescale 1ns / 1ps
2 module parity_gen(
3     input wire A, B, C,      // 3-bit input
4     output wire P           // Parity bit output
5 );
6
7     assign P = A ^ B ^ C;    // XOR operation for even parity
8
9 endmodule
```

Listing 1: 3-bit Even Parity Generator Verilog Code

4 Test Bench Design

- Test all 8 possible input combinations (000 to 111)
- Verify output parity bit matches expected values
- Include delay between test cases for clear waveform observation
- Display both inputs and output in simulation

```
1  `timescale 1ns / 1ps
2
3  module tb_parity_gen;
4      // Inputs
5      reg A, B, C;
6      // Outputs
7      wire P;
8
9      // Instantiate the Unit Under Test (UUT)
10     parity_gen uut (
11         .A(A), .B(B), .C(C), .P(P)
12     );
13
14     initial begin
15         // Initialize Inputs
16         A = 0; B = 0; C = 0;
17
18         // Wait 100 ns for global reset
19         #100;
20
21         // Stimulus
22         A=0; B=0; C=0; #100; // P=0
23         A=0; B=0; C=1; #100; // P=1
24         A=0; B=1; C=0; #100; // P=1
25         A=0; B=1; C=1; #100; // P=0
26         A=1; B=0; C=0; #100; // P=1
27         A=1; B=0; C=1; #100; // P=0
28         A=1; B=1; C=0; #100; // P=0
29         A=1; B=1; C=1; #100; // P=1
30
31         #100 $finish;
32     end
33
34     initial begin
35         $monitor("Time=%0t A=%b B=%b C=%b P=%b",
36             $time, A, B, C, P);
37     end
38 endmodule
```

Listing 2: Test Bench for 3-bit Even Parity Generator

5 Conclusion

- Verified correct operation through exhaustive test bench
- The design uses minimal logic (just XOR gates) for efficient implementation
- Can be extended to larger bit widths by cascading more XOR gates




Figure 1: schematic




Figure 2: waveform