

Combinational Logic Design: Part 5: 4-Bit Priority Encoder

Author Adil R.

May 2025

1 Introduction

A priority encoder is a combinational circuit that converts multiple binary inputs into a smaller number of outputs, with priority given to the highest-order active input. In this project, we design and implement a 4-bit priority encoder in Verilog HDL, where input D[3] has the highest priority and D[0] has the lowest.

2 Design Description

The 4-bit priority encoder takes 4 input lines (D[3:0]) and produces:

- A 2-bit binary output (Y[1:0]) representing the highest priority active input
- A valid output (V) that indicates when at least one input is active

2.1 Truth Table

D3	D2	D1	D0	Y1	Y0	V
0	0	0	0	X	X	0
0	0	0	1	0	0	1
0	0	1	X	0	1	1
0	1	X	X	1	0	1
1	X	X	X	1	1	1

Table 1: Priority encoder truth table (X = don't care)

3 Verilog Implementation

```
1 'timescale 1ns/1ps
2
3 module priority_encoder_4bit (
4     input  [3:0] D,
5     output reg [1:0] Y,
6     output reg V
7 );
8
9 always @(*) begin
10     V = 1'b1;
11     casex(D)
12         4'b1xxx: Y = 2'b11; // Highest priority (D3)
13         4'b01xx: Y = 2'b10; // D2
14         4'b001x: Y = 2'b01; // D1
15         4'b0001: Y = 2'b00; // D0
```

```

16         default: begin
17             Y = 2'b00;
18             V = 1'b0;           // No valid input
19         end
20     endcase
21 end
22
23 endmodule

```

4 Test Bench

```

1  `timescale 1ns/1ps
2
3  module tb_priority_encoder_4bit;
4      reg [3:0] D;
5      wire [1:0] Y;
6      wire V;
7
8      // Instantiate the priority encoder
9      priority_encoder_4bit uut (
10         .D(D),
11         .Y(Y),
12         .V(V)
13     );
14
15     initial begin
16         // Initialize inputs
17         D = 4'b0000;
18
19         // Test all possible input combinations
20         #10 D = 4'b0000;
21         #10 D = 4'b0001;
22         #10 D = 4'b0010;
23         #10 D = 4'b0011;
24         #10 D = 4'b0100;
25         #10 D = 4'b0101;
26         #10 D = 4'b0110;
27         #10 D = 4'b0111;
28         #10 D = 4'b1000;
29         #10 D = 4'b1001;
30         #10 D = 4'b1010;
31         #10 D = 4'b1011;
32         #10 D = 4'b1100;
33         #10 D = 4'b1101;
34         #10 D = 4'b1110;
35         #10 D = 4'b1111;
36
37         // Additional test cases
38         #10 D = 4'b0000;
39         #10 D = 4'b0010;
40         #10 D = 4'b0100;
41         #10 D = 4'b1000;
42         #10 $finish;
43     end
44
45     initial begin
46         $monitor("Time = %0t, D = %b, Y = %b, V = %b",
47             $time, D, Y, V);
48     end
49
50 endmodule

```

5 Conclusion

- The 4-bit priority encoder was successfully designed and implemented in Verilog HDL.
- The design correctly prioritizes the highest-order active input and provides both the encoded output and a valid signal.
- The test bench verifies all possible input combinations, ensuring the design meets the specified requirements.




Figure 1: schematic




Figure 2: waveform