



STB31N65M5, **STF31N65M5 STP31N65M5**, **STW31N65M5**

Datasheet

N-channel 650 V, 0.124 Ω , 22 A, MDmesh M5 Power MOSFETs in D²PAK, TO-220FP, TO-220 and TO-247 packages





Features

Order code	V _{DS} @ T _{JMAX}	R _{DS(on)} max.	I _D	Package
STB31N65M5	710 V	0.148 Ω	22 A	D ² PAK
STF31N65M5				TO-220FP
STP31N65M5				TO-220
STW31N65M5				TO-247

- Extremely low R_{DS(on)}
- · Low gate charge and input capacitance
- · Excellent switching performance
- 100% avalanche tested

Applications

· Switching applications

Description

These devices are N-channel Power MOSFETs based on the MDmesh M5 innovative vertical process technology combined with the well-known PowerMESH horizontal layout. The resulting products offer extremely low on-resistance, making them particularly suitable for applications requiring high power and superior efficiency.



Product status link
STB31N65M5
STF31N65M5
STP31N65M5
STW31N65M5



1 Electrical ratings

Table 1. Absolute maximum ratings

		Value		
Symbol	Parameter	D²PAK, TO-220, TO-247	TO-220FP	Unit
V _{GS}	Gate-source voltage	±25		V
I _D	Drain current (continuous) at T _C = 25 °C	22	22 (1)	А
I _D	Drain current (continuous) at T _C = 100 °C	13.9	13.9 (1)	А
I _{DM} ⁽²⁾	Drain current (pulsed)	88	88 (1)	А
P _{TOT}	Total power dissipation at T _C = 25 °C	150	30	W
V _{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat-sink (t = 1 s, T _C = 25 °C)		2500	V
dv/dt (3)	Peak diode recovery voltage slope	15		V/ns
dv/dt (4)	MOSFET dv/dt ruggedness	50		v/ns
Tj	Operating junction temperature range			°C
T _{stg}	Storage temperature range	-55 (0 150	-55 to 150	

- 1. Limited by package.
- 2. Limited by maximum junction temperature.
- 3. $I_{SD} \le 22$ A, $di/dt \le 400$ A/ $\mu s;$ V_{DS} (peak) $< V_{(BR)DSS},$ $V_{DD} = 400$ V.
- 4. $V_{DS} \le 480 \ V$.

Table 2. Thermal data

Symbol	Parameter		Unit			
Symbol	Parameter	D ² PAK	TO-220	TO-220FP	TO-247	Unit
R _{thj-case}	Thermal resistance junction-case	0.83		4.17	0.83	°C/W
R _{thj-amb}	Thermal resistance junction-ambient		62.5		50	°C/W
R _{thj-pcb} (1)	Thermal resistance junction-pcb	30				°C/W

1. When mounted on FR-4 board of 1 inch², 2 oz Cu.

DS8912 - Rev 4 page 2/29



Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T _{jmax})	5	Α
E _{AS}	Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	410	mJ

DS8912 - Rev 4 page 3/29



2 Electrical characteristics

 T_C = 25 °C unless otherwise specified

Table 4. On/off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	650			V
		V _{GS} = 0 V, V _{DS} = 650 V			1	μΑ
I _{DSS}	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 650 \text{ V},$ $T_{C} = 125 ^{\circ}\text{C}^{(1)}$			100	μА
I _{GSS}	Gate body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 25 \text{ V}$			±100	nA
V _{GS(th)}	Gate threshold voltage	V _{DS} = V _{GS} , I _D = 250 μA	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 11 A		0.124	0.148	Ω

^{1.} Defined by design, not subject to production test.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance	V _{DS} = 100 V, f = 1 MHz,	-	1865	-	pF
C _{oss}	Output capacitance	$V_{GS} = 100 \text{ V}, 1 - 1 \text{ WHZ},$ $V_{GS} = 0 \text{ V}$	-	45	-	pF
C _{rss}	Reverse transfer capacitance	VGS	-	4.2	-	pF
C _{o(tr)} (1)	Equivalent capacitance time related	V _{GS} = 0 V,	-	146	-	pF
C _{o(er)} (2)	Equivalent capacitance energy related	V _{DS} = 0 to 520 V	-	43	-	pF
Rg	Intrinsic gate resistance	f = 1 MHz	-	2.8	-	Ω
Qg	Total gate charge	V _{DD} = 520 V, I _D = 11 A	-	45	-	nC
Q _{gs}	Gate-source charge	V _{GS} = 0 to 10 V	-	11.5	-	nC
Q _{gd}	Gate-drain charge	(see Figure 18. Test circuit for gate charge behavior)	-	20	-	nC

^{1.} $C_{o(tr)}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

DS8912 - Rev 4 page 4/29

^{2.} $C_{o(er)}$ is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .



Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(v)}	Voltage delay time	V _{DD} = 400 V, I _D = 14 A,	-	46	-	ns
t _{r(v)}	Voltage rise time	$R_G = 4.7 \Omega$	-	8	-	ns
t _{f(i)}	Current fall time	V _{GS} = 10 V	-	8.5	-	ns
t _{c(off)}	Crossing time	(see Figure 19. Test circuit for inductive load switching and diode recovery times and Figure 22. Switching time waveform)	-	11	-	ns

Table 7. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		22	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		88	Α
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 22 A, V _{GS} = 0 V	-		1.5	V
t _{rr}	Reverse recovery time	I _{SD} = 22 A, di/dt = 100 A/μs,	-	336		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 100 V (see Figure 19. Test circuit for	-	5		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times)	-	30		Α
t _{rr}	Reverse recovery time	I _{SD} = 22 A, di/dt = 100 A/μs,	-	406		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 100 V, T _j = 150 °C (see	-	6		μC
I _{RRM}	Reverse recovery current	 Figure 19. Test circuit for inductive load switching and diode recovery times) 	-	31		Α

^{1.} Pulse width limited by safe operating area

DS8912 - Rev 4 page 5/29

^{2.} Pulsed: pulse duration = 300 μs, duty cycle 1.5%



2.1 Electrical characteristics (curves)






Figure 2. Thermal impedance for D²PAK, TO-220 and TO-247 $\begin{array}{c}
\kappa \\
\delta = 0.5 \\
0.2 \\
0.1 \\
0.05 \\
0.02 \\
0.01
\end{array}$ $\begin{array}{c}
\zeta_{th} = k R_{thJ-c} \\
\delta = t_p/T \\
0.05 \\
0.01
\end{array}$ SINGLE PULSE


10-4

10-3



10⁻¹ t_p(s)





DS8912 - Rev 4 page 6/29



Figure 7. Gate charge vs gate-source voltage




Figure 8. Static drain-source on-resistance




Figure 9. Capacitance variations




Figure 10. Output capacitance stored energy




Figure 11. Normalized gate threshold voltage vs temperature





Figure 12. Normalized on-resistance vs temperature



DS8912 - Rev 4 page 7/29



Figure 13. Source-drain diode forward characteristics




Figure 14. Normalized $V_{(BR)DSS}$ vs temperature





Figure 15. Switching energy vs gate resistance



Note: E_{on} including reverse recovery of a SiC diode.

DS8912 - Rev 4 page 8/29

AM01469v1



3 Test circuits

Figure 17. Test circuit for resistive load switching times




Figure 19. Test circuit for inductive load switching and diode recovery times




Figure 20. Unclamped inductive load test circuit




Figure 21. Unclamped inductive waveform





Figure 22. Switching time waveform



DS8912 - Rev 4 page 9/29



4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

DS8912 - Rev 4 page 10/29



4.1 D²PAK (TO-263) package information

Figure 23. D²PAK (TO-263) type A package outline



DS8912 - Rev 4 page 11/29




Table 8. D²PAK (TO-263) type A package mechanical data

5 .	mm				
Dim.	Min.	Тур.	Max.		
А	4.40		4.60		
A1	0.03		0.23		
b	0.70		0.93		
b2	1.14		1.70		
С	0.45		0.60		
c2	1.23		1.36		
D	8.95		9.35		
D1	7.50	7.75	8.00		
D2	1.10	1.30	1.50		
E	10.00		10.40		
E1	8.30	8.50	8.70		
E2	6.85	7.05	7.25		
е		2.54			
e1	4.88		5.28		
Н	15.00		15.85		
J1	2.49		2.69		
L	2.29		2.79		
L1	1.27		1.40		
L2	1.30		1.75		
R		0.40			
V2	0°		8°		

DS8912 - Rev 4 page 12/29



Figure 24. D²PAK (TO-263) type B package outline



0079457_26_B

DS8912 - Rev 4 page 13/29



Table 9. D²PAK (TO-263) type B mechanical data

Dim.	mm				
DIM.	Min.	Тур.	Max.		
А	4.36		4.56		
A1	0		0.25		
b	0.70		0.90		
b1	0.51		0.89		
b2	1.17		1.37		
С	0.38		0.694		
c1	0.38		0.534		
c2	1.19		1.34		
D	8.60		9.00		
D1	6.90		7.50		
E	10.15		10.55		
E1	8.10		8.70		
е		2.54 BSC			
Н	15.00		15.60		
L	1.90		2.50		
L1			1.65		
L2			1.78		
L3		0.25			
L4	4.78		5.28		

DS8912 - Rev 4 page 14/29



9.75 16.9 2.54 5.08

Figure 25. D²PAK (TO-263) recommended footprint (dimensions are in mm)


Footprint


DS8912 - Rev 4 page 15/29



4.2 D²PAK packing information

Figure 26. D²PAK tape outline






AM08852v1

DS8912 - Rev 4 page 16/29



Figure 27. D²PAK reel outline



AM06038v1

Table 10. D²PAK tape and reel mechanical data

Таре			Reel			
Dim.	n	nm	Dim.	mm		
Dilli.	Min.	Max.	Dilli.	Min.	Max.	
A0	10.5	10.7	А		330	
В0	15.7	15.9	В	1.5		
D	1.5	1.6	С	12.8	13.2	
D1	1.59	1.61	D	20.2		
E	1.65	1.85	G	24.4	26.4	
F	11.4	11.6	N	100		
K0	4.8	5.0	Т		30.4	
P0	3.9	4.1				
P1	11.9	12.1	Base q	uantity	1000	
P2	1.9	2.1	Bulk quantity		1000	
R	50					
Т	0.25	0.35				
W	23.7	24.3				

DS8912 - Rev 4 page 17/29




4.3 D²PAK type B packing information

2.00±0.10 4.00±0.10 0.30±0.05 ф Ф Ф Φ Φ Ф Φ φ 0.60±0.15 Ø1.50 MIN 12.00±0.10 4.70±0.10 4.90±0.10 10.80±0.10 6.60±0.15

Figure 28. D²PAK type B tape outline





AM06038v1

DS8912 - Rev 4 page 18/29



Table 11. D²PAK type B reel mechanical data


Dim.	mm		
	Min.	Max.	
Α		330	
В	1.5		
С	12.8	13.2	
D	20.2		
G	24.4	26.4	
N	100		
Т		30.4	

DS8912 - Rev 4 page 19/29



4.4 TO-220FP package information

Figure 30. TO-220FP package outline



7012510_Rev_12_B

DS8912 - Rev 4 page 20/29



Table 12. TO-220FP package mechanical data


Dim.	mm		
	Min.	Тур.	Max.
Α	4.4		4.6
В	2.5		2.7
D	2.5		2.75
E	0.45		0.7
F	0.75		1
F1	1.15		1.70
F2	1.15		1.70
G	4.95		5.2
G1	2.4		2.7
Н	10		10.4
L2		16	
L3	28.6		30.6
L4	9.8		10.6
L5	2.9		3.6
L6	15.9		16.4
L7	9		9.3
Dia	3		3.2


DS8912 - Rev 4 page 21/29



4.5 TO-220 type A package information

Figure 31. TO-220 type A package outline





DS8912 - Rev 4 page 22/29



Table 13. TO-220 type A package mechanical data


Dim.	mm			
	Min.	Тур.	Max.	
А	4.40		4.60	
b	0.61		0.88	
b1	1.14		1.55	
С	0.48		0.70	
D	15.25		15.75	
D1		1.27		
E	10.00		10.40	
е	2.40		2.70	
e1	4.95		5.15	
F	1.23		1.32	
H1	6.20		6.60	
J1	2.40		2.72	
L	13.00		14.00	
L1	3.50		3.93	
L20		16.40		
L30		28.90		
øΡ	3.75		3.85	
Q	2.65		2.95	

DS8912 - Rev 4 page 23/29



4.6 TO-247 package information

Figure 32. TO-247 package outline



0075325_9

DS8912 - Rev 4 page 24/29



Table 14. TO-247 package mechanical data

Dim	mm			
	Min.	Тур.	Max.	
Α	4.85		5.15	
A1	2.20		2.60	
b	1.0		1.40	
b1	2.0		2.40	
b2	3.0		3.40	
С	0.40		0.80	
D	19.85		20.15	
E	15.45		15.75	
е	5.30	5.45	5.60	
L	14.20		14.80	
L1	3.70		4.30	
L2		18.50		
ØP	3.55		3.65	
ØR	4.50		5.50	
S	5.30	5.50	5.70	

DS8912 - Rev 4 page 25/29



5 Ordering information

Table 15. Order codes

Order code	Marking	Package	Packing
STB31N65M5	31N65M5	D ² PAK	Tape e reel
STF31N65M5		TO-220FP	
STP31N65M5		TO-220	Tube
STW31N65M5	TO-247		

DS8912 - Rev 4 page 26/29



Revision history

Table 16. Document revision history

Date	Revision	Changes		
23-Feb-2012	1	First release.		
10-Sep-2012	2	- Modified <i>note</i> 2 under the <i>Table</i> 2.		
		- Updated typical values in Table 4, 5 and 6.		
		- Added Section 2.1.		
		- Minor text changes on the cover page.		
05-Mar-2013	3	Added dv/dt value on Table 2: Absolute maximum ratings.		
	·	The part number STFI31N65M5 has been moved to a separate datasheet.		
15-Apr-2019		Removed maturity status indication from cover page. The document status is production data.		
		Updated features and description in cover page.		
		Updated Section 4 Package information.		
		Added Section 5 Ordering information.		
		Minor text changes.		

DS8912 - Rev 4 page 27/29



Contents

1	Elec	ctrical ratings	2	
2	Elec	ctrical characteristics	4	
	2.1	Electrical characteristics (curves)	6	
3	Test	t circuits	9	
4	Pac	kage information	10	
	4.1	D²PAK (TO-263) package information	10	
	4.2	D²PAK packing information	15	
	4.3	D²PAK type B packing information	18	
	4.4	TO-220FP package information	19	
	4.5	TO-220 type A package information	21	
	4.6	TO-247 package information	23	
5	Ordering information			
Re	vision	history	27	



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics - All rights reserved

DS8912 - Rev 4 page 29/29