

What are Artificial Intelligence (Al) Accelerators?



An Al accelerator is high-performance specialized hardware that is optimized for Al workloads such as neural networks, machine learning, and other data-intensive or sensor-driven processes.

The three main types are

- 1. Central Processing Unit (CPU)
- 2. Graphics Processing Unit (GPU)
- 3. Field-Programmable Gate Arrays (FPGA)/Application-Specific Integrated Circuit (ASIC)



Where are they used



We can divide AI Accelerators into two groups (based on where we use them):

· Data centres


Edge

Edge Devices





na Major ... medium cent. paril. Non no more a dipa comer Add Chillian




> fi aciderators should work in


-) # this is how we develop program which could be trun on AI acceletators.

> host - CPU
device - GPU

Not everything is to be offloaded on city.











Task parallelism vs Data parallelism



Second View of Al Accelerators



on's compute intensive tasks which require Parallelium must be offloaded on Galus

· TASK VS BATA Parallelism


Data - data in split & given to decomposition Parallelism


Tank

(not necessary task "II whe same data)
not tasks "II do same work.

GPUs

diff. level of complexities available in there accelerates can be used as diff. levels of Programming applications.








Gpus - For the Data Center

For the Edge





GA100 Full GPU with 128 SMs (A100 Tensor Core GPU has 108



CPU vs GPU Processing

Sequential reduction: (((((((13+27)+15)+14)+33)+2)+24)+6)




• Parallel reduction: ((13+27)+(15+14))+((33+2)+(24+6))




How does parallel reduction happens?


- Parallel Reduction with a GPU
 Assuming N as the number of the elements in an array,
 - we start N/2 threads, one thread for every two elements
 - Each thread computes the sum of the corresponding two elements, storing the result at the position of the first one.
 - Iteratively, each step:
 - · the number of threads halved (for example, starting with 4, then 2, then 1)
 - doubles the step size between the corresponding two elements (starting with 1, then 2, then 4)
 - after some iterations, the reduction result will be stored in the first element of the array.

CPU vs. GPU Processing - Training time (Classification Problem*)





Train a convolutional neural network on multiple GPU with TensorFlow.




Not all tasks/applications are suitable to work good on gpu they have to be massively parallel computing reuirements Cpu does certain specific portion which is not effectively done by gpu, as gpu is compute hungry type of processing units.

You cannot depend on this data intensive and i/o intensive applications to be effectively run on gpu.

There can be single gpu/ muilti gpu or gpu clusters type of setup






DGX - I








Dgx 1 server

- Has Nvlink propritery bus link specially developed by nvdia





- The Tesla V100 GPU contains 640 Tensor Cores: 8 per SM (Streaming Multiprocessor).
 Each Tensor Core provides a 4x4x4 matrix processing array which performs the operation D = A * B + C, where A, B, C and D are 4x4 matrices. The matrix multiply inputs A and B are FP16 matrices, while the accumulation matrices C and D may be FP16 or FP32 matrices.



Why is tensor cores very important






- One arithmetic operation that holds high importance is matrix multiplication.
 Multiplying two 4×4 matrices involves 64 multiplications and 48 additions.
- Convolution and Multiplication are the areas where the new cores shine.
 Typically, the notion is that CUDA cores are slower, but offer more significant precision.
- Whereas a Tensor cores are lightning fast, however lose some precision along the way.

 All Tensor core does is that it accelerates the speed of matrix multiplication.

- All Tensor core does is that it accelerates the speed of matrix multiplication.
 Tensor Cores are able to multiply two fp16 matrices 4x4 and add the multiplication product fp32 matrix (size: 4x4) to accumulator (that is also fp32 4x4 matrix).
 General Matrix Multiplication (GEMM)
 Instead of needing to use many CUDA cores and more clocks to accomplish the same task it can be done in a single clock cycle causing a dramatic speed up in machine learning







Equivalent matrix multiplies for (a) forward propagation, (b) activation gradient calculation, and (c) weight gradient calculation of a fully-connected layer.

- Tensor Cores in CUDA Libraries: cuBLAS uses Tensor Cores to speed up GEMM computations (GEMM is the BLAS term for a matrix-matrix multiplication); cuDNN uses Tensor Cores to speed up both convolutions and recurrent neural networks (RNNs)
- CUDA WMMA (Warp Matrix Multiply-Accumulate)



DGX - I - Tensor Cores



- DLSS -- Deep Learning Super Sampling
- · Basic premise is simple: render a frame at low-ish resolution and when finished, increase the resolution of the end result so that it matches the native screen dimensions of the monitor (e.g. render at 1080p, then resize it to 1400p). That way you get the performance benefit of processing fewer pixels, but still get a nice looking image on the screen.



· Tensor core vs. Gpu cores performance

```
c@LAPTOP-TDCSOMDA
                                                                    $ ./kernel
Initializing Matrix...
  A: 4096 x 4096
  B: 4096 x 4096
  C: 4096 x 4096
Computing D = A * B + C on GPU without Tensor Cores... GPU(without Tensor Cores) Elapsed Time: 1409.558716 ms
TFLOPS: 0.10
Computing D = A * B + C on GPU with Tensor Cores...
GPU(with Tensor Cores) Elapsed Time: 1386.487549 ms
TFLOPS: 0.10
```