CS61C Midterm 2 Review Session

Problems Only

Floating Point

Big Ideas in Number Rep

- Represent a large range of values by trading off precision.
- Store a number of fixed size (significand) and "float" its radix point around (exponent).

FP Format


=
$$(-1)^{Sign} \times 2^{Exp \text{ (from biased)}} \times (1 + Sig)$$

for normalized numbers

- IEEE-754 32-bit float: 8 exp bits, 23 sig bits
- Same rules regardless of size!

Types of FP Numbers

Value of Exp field?



Normalized vs. Denorm

Normalized number:

$$(-1)^{\text{Sign}} \times 2^{\text{Exp (from biased)}} \times (1 + \text{Sig})$$

Denormalized number:

$$(-1)^{Sign} \times 2^{Exp \text{ (from biased)}} \times (0 + Sig)$$

Eg. For IEEE 754 float,
$$00000000_{\text{biased}} = -127$$
, so exponent is -126

FP Exercises 1

Format: [1-bit sign | 4-bit exp | 3-bit sig]

What is the bias?

Convert to FP:

2.5

Convert from FP:

0b01001011

FP Exercises 2

Format: [1-bit sign | 4-bit exp | 3-bit sig]

 What is the bit pattern of the smallest positive number representable?

What is the smallest positive integer NOT representable?

Digital Logic

Boolean Algebra

OR is + (e.g. A+B)

AND is · or simply juxtaposed (e.g. A·B, AB)

NOT is \sim or an overline (e.g. \sim A, \overline{A})

OR and AND are commutative and associative.


De Morgan's Laws

$$\overline{A \cdot B} = \overline{A} + \overline{B}$$

$$\overline{A + B} = \overline{A} \cdot \overline{B}$$

Warm-Up: Circuit Simplification

Rebuild this circuit with the fewest gates, using only AND, OR and NOT gates.



Delays

- Setup Time: time needed for the input to be stable before the rising edge of the clock.
- Hold Time: time needed for the input to be stable after the rising edge of the clock.
- CLK-to-Q Delay: the time needed for the input of the register to be passed to the output of the register after the rising edge of the clock.

Delays


- Max Delay: Delay between two registers.
 - Also known as the critical path time.
- Max Delay = CLK-to-Q Delay
 - + Combinational Logic Delay
 - + Setup Time
- Max Frequency = 1/Max Delay

Warm-Up: Clocking

Choose an XOR gate for the circuit below. The clock speed is 2GHz (1/(500ps)); the setup, hold, and clock-to-q times of the register are 40, 70, and 60 picoseconds (10⁻¹² s) respectively. Assume the input comes from a clocked register as well.

What range of XOR gate delays is acceptable?

e.g., "at least W ps",
"at most X ps", or "Y to Z ps".




Using as few states as possible, complete the following finite state machine that takes a ternary (base-3) digit as input (0, 1, or 2). This machine should output a 1 if the sequence of ternary digits forms an odd number, otherwise it should output a 0.

Example: 1, 1, 2 \rightarrow 112₃ (14₁₀) \rightarrow even

Input: ternary digit


Output: 1 if sequence is odd, 0 if even.



If the delay through a single-bit adder is:

- 3 (measured in gate delays) to the sum output
- 2 to the carry output


What is the delay through a k-bit ripple-carry adder?



CPU Architecture

Datapath & Control

- Be able to trace the execution of MIPS instructions through the CPU
- Understand how the new PC value is calculated
- Know how to modify datapath & control signals to implement a new instruction



Example: Triple Add

New instruction: add3 \$rd, \$rs, \$rt

Adds R[rs], R[rt], R[rd] and stores it into R[rd]

 Which MIPS instruction type would be best to represent add3?

What is the register transfer level (RTL)?


Triple Add: Datapath

Adds R[rs], R[rt], R[rd] and stores it into R[rd]

Make the **minimal** amount of changes on the datapath (next slide). Assume that the regfile has an additional read port for R[rd].

You may only add wires, muxes, and adders.


R[rd] = R[rs] + R[rt] + R[rd]; PC = PC + 4



Triple Add: Datapath

- 1. Identify existing components that helps implement the instruction.
- 2. Of the components NOT used, can any be used in the instruction?
- 3. Create components for anything that's not yet implemented.
- 4. Wire everything together, adding muxes/control signals as needed.

Triple Add: Control




Fill in the control signals:

RegDst	RegWr	nPC_sel	ExtOp	ALUSrc	ALUCtr	MemWr	Mem2Reg	add3

Pipelining

- The 5 stage pipeline
- Calculating pipelined performance
- Data and control hazards from a naive pipelined CPU
- Ways to reduce stalls, including:
 - Forwarding
 - Forward comparator
 - Delay slots
 - Branch prediction



How many stalls?

How many stalls are needed for the code below without/with forwarding?

```
addiu $s0, $t0, 1
xor $s1, $s0, $t1
```

What about the following?

```
lw $s0, 0($t0)
xor $s1, $s0, $t1
```

How many stalls?

Consider each separately. How many stalls does a branch/jump need on:

a naive pipelined CPU (no optimization)

a CPU w/ forward comparator

 a CPU with branch prediction of never take branch

Triple Add: Pipelining

For the code on the next slide, calculate the number of stalls needed assuming that the 5-stage CPU has:

- no forwarding, no forward comparator, no delay slots (naive CPU)
- forwarding only
- forwarding + forward comparator + delay slots

Triple Add: Pipelining

```
LOOP: lw $t0, 0($a0)
       ori $t0, $t0, 0xFFFF
       add3 $t0, $t1, $a1
       sw $t0, 0($a0)
       addiu $a0, $a0, 4
       addiu $t1, $t1, 1
       bne $a0, $a2, LOOP
```

Caches & AMAT

Martin Maas

What is a Cache?

- Fast memory near the CPU.
- Stores memory in units of "cache blocks".
- Cache blocks are aligned in memory, e.g.,
 Block 1: [0,32[, Block 2: [32,64[,...
- Memory accesses go to the cache first, checks if the block with the address is there already, and only if not goes to memory.
- Cache provides a set of slots that can each hold a specific cache block.

Fully-associative Cache

- Most intuitive way to design a cache.
- Treat cache as collection of blocks and when full, always replace the least-recently used (LRU) one; or pick based on other policy.
- When checking for a block, it could be anywhere -- need to search in each slot.
- Very expensive to implement in hardware, need to compare against every slot.
- Large hit time, not feasible if large capacity.

Direct-mapped Cache

- Second attempt: Could avoid checking every slot by making blocks go to exactly one slot.
- Fast: only need to check one cache entry.
- How to decide? Split up the address:

Tag: Addr Space Size - (#I + #O) Index: log(Number of sets) Offset: log(Block size (bytes))

Direct-mapped Cache

Tag: Addr Space Size - (#I + #O) Index: log(Number of sets) Offset: log(Block size (bytes))Tag: 32 - (3+4) = 25 Index: log(8) = 3 Offset: log(16) = 4Memory:

Memory:		<u>'</u>
Block 0		Set
Block 1		0
Block 2		1
Block 3		2
Block 4		
Block 5		3
Block 6		4
Block 7		5
Block 8		6
Block 9 Block=16B, Capacity=12	28B	7

Data	Tag	Valid
Block 0		

N-way Set-Associativity

- Problem with direct-mapped: Lots of conflicts from blocks mapping to the same set.
- Get the best of both worlds with N-way set associativity: Divide cache into "sets" where the address tells you which set to go to, and then within the set, be associative.
- N tells you how many slots ("ways") per set.
 That's the number of entries you need to compare for each memory access.

Set-associative Cache

Tag: Addr Space Size - (#I + #O)

Index: log(Number of sets)

Offset: log(Block size (bytes))

Tag: 32 - (3+4) = 25

Index: log(8) = 3

Offset: log(16) = 4

Set	
0	
1	
2	
3	
4	
5	
6	
	ľ

Block 0 Block 0	Block 1 Block 1	Block 2 Block 2	Block 3 Block 3
Block 0	Block 1	Block 2	Block 3
Block 0	Block 1	Block 2	Block 3
Block 0	Block 1	Block 2	Block 3
Block 0	Block 1	Block 2	Block 3
Block 0	Block 1	Block 2	Block 3

Block=16B, Capacity=512B

Trade-offs

- Higher associativity = lower miss rate (fewer conflicts), higher hit time (more complexity).
- Direct mapped: Associativity of 1, Fully associative: Associativity of <Number of slots in the cache>
- Number of tag/index/offset bits depends on block size and number of sets.
- Number of sets = capacity / size per set = capacity / (block size * N)

In a direct mapped cache, the number of blocks in the cache is always the same as:

- A) The number of bytes in the cache
- B) The number of offset bits
- C) The number of sets
- D) The number of rows
- E) The number of valid bits
- F) 2^(The number of index bits)
- G) The number of index bits (more than one may be correct)

Warmup Question

We have a standard 32-bit byte-addressed MIPS machine with 4 GiB RAM, a 4-way set-associative CPU data cache that uses 32 byte blocks, a LRU replacement policy, and has a total capacity of 16 KiB. Consider the following C code and answer the questions below.

a) How many bits are used for the tag, index, and offset?

set

b) We call count_x with all values of x from 0 to 65535 to count the number of times that each x occurs in A. The value of A is the same in every call. The cache is cold at the beginning of execution. What is the cache hit rate?

Example Question: Spring '14, Final, M2

We have a standard 32-bit byte-addressed MIPS machine with 4 GiB RAM, a 4-way set-associative CPU data cache that uses 32 byte blocks, a LRU replacement policy, and has a total capacity of 16 KiB. Consider the following C code and answer the questions below.

```
#define SIZE_OF_A 2048

typedef struct {
    int x;
    int y[3];
} node;

int count_x(node *A, int x) {
    int k = 0;
    for (int i = 0; i < SIZE_OF_A; i++)
        if (A[i].x == x) {
        k++;
    }
    return k;
}</pre>
```

c) Let's say that we increase our CPU cache associativity to 8-way.

What is our cache hit rate now?

d) What would be the approximate cache rate if we changed our CPU cache to use a *Most Recently Used* (MRU) cache replacement policy, and we change the cache to be *fully associative*?

Types of Cache Misses

- 1) Compulsory: The first time you bring data into the cache.
- 2) Conflict: They would not have happened with a fully-associative cache.
- 3) Capacity: They would not have happened with an infinitely large cache.
- Finding out which one it is: Check 1, 2, 3 in this order and take the first one that applies.

Given a direct-mapped cache, initially empty, and the following memory access pattern (all byte addresses/accesses, 32-bit addresses)

8, 0, 5, 32, 0, 42, 9

Of what kinds are the different cache misses, and what blocks are in the cache after these accesses if the cache has a capacity of 16B?

Practice Question

This C code runs on a 32-bit MIPS machine with 4 GiB of memory and a single L1 cache. Vectors A,B live in different places of memory, are of equal size (n is a power of 2 and a [natural number] multiple of the cache size), block aligned. The size of the cache is C, a power of 2 (and always bigger than the block size, obviously).

Let's first just consider the swapLeft code for parts (a) and (b).

a) If the cache is direct mapped and the best hit:miss ratio is "H:1", what is the block size in bytes? _____

b) What is the worst hit:miss ratio? ____:_

Example Question: Spring '13, Final, M2

This C code runs on a 32-bit MIPS machine with 4 GiB of memory and a single L1 cache. Vectors \mathbf{A} , \mathbf{B} live in different places of memory, are of equal size (\mathbf{n} is a power of 2 and a [natural number] multiple of the cache size), block aligned. The size of the cache is C, a power of 2 (and always bigger than the block size, obviously).

c) Fill in the code for **swapRight** so that it does the same thing as **swapLeft** but improves the (b) hit:miss ratio. You may not need all the blanks.

d) If the block size (in bytes) is a, what is the worst hit:miss ratio for swapRight? ____:___

This C code runs on a 32-bit MIPS machine with 4 GiB of memory and a single L1 cache. Vectors A,B live in different places of memory, are of equal size (n is a power of 2 and a [natural number] multiple of the cache size), block aligned. The size of the cache is C, a power of 2 (and always bigger than the block size, obviously).

e) We next change the cache to be **2-way set-associative**, and let's go back to just considering **swapleft**. What is the **worst** hit:miss ratio for **swapleft** with the following replacement policies? The cache size is *C* (bytes), the block size is *a* (bytes), LRU = Least Recently Used, MRU = Most Recently Used.

LRU and an empty cache	MRU and a full cache	
<u> </u>	•	

Example Question: Spring '13, Final, M2

Cache Miss Rates

- Local Miss Rate: Fraction of accesses going into a cache that misses.
- Global Miss Rate: Fraction of all accesses that miss at this level and all levels below.
- For inclusive caches, global miss rate is usually easier to determine.
- L1: global and local miss rate are the same
- Otherwise: LocalN = GlobalN / Global(N-1)

AMAT

- Estimate efficiency of memory hierarchy.
- Approach 1:

```
AMAT = L1 Hit Time + L1 Miss Rate * L1 Miss Penalty
```

- = L1 Hit Time + L1 Miss Rate * L2 AMAT
- = L1 Hit Time + L1 Miss Rate * (L2 Hit Time + L2 Miss Rate * L2 Miss Penalty) = ...
- Approach 2:

```
AMAT = L1 Hit Time + L1 Miss Rate * L2 Hit Time
```

- + Global L2 Miss Rate * L3 Hit Time
- + Global L3 Miss Rate * (...) + ...

```
(b) Given the following specification:
       For every 1000 CPU-to-memory references
              40 will miss in L1$;
              20 will miss in L2$;
              10 will miss in L3$;
       L1$ hits in 1 clock cycle;
       L2$ hits in 10 clock cycles;
       L3$ hits in 100 clock cycles;
       Main memory access is 400 clock cycles;
       There are 1.25 memory references per instruction; and
       The ideal CPI is 1.
Answer the following questions:
   (i) What is the local miss rate in the L2$?
   (ii) What is the global miss rate in the L2$?
   (iii) What is the local miss rate in the L3$?
   (iv) What is the global miss rate in the L3$?
```

Example Question: Fall '10, Final, Q4

(b) Given the following specification:

For every 1000 CPU-to-memory references

40 will miss in L1\$;

20 will miss in L2\$;

10 will miss in L3\$;

L1\$ hits in 1 clock cycle;

L2\$ hits in 10 clock cycles;

L3\$ hits in 100 clock cycles;

Main memory access is 400 clock cycles;

There are 1.25 memory references per instruction; and

The ideal CPI is 1.

Answer the following questions:

(v) What is the AMAT with all three levels of cache?

(vi) What is the AMAT for a two-level cache without L3\$?

Example Question: Fall '10, Final, Q4

GOOD LUCK!!!