



- Verlog- Hardware Description Language
- > Modules
- Combinational circuits
- assign statement
- Control statements
- Sequential circuits
- ► always@ block
- locking and non-blocking statements

### Mod Warweirguits

- Time to construct larger modules from smaller modules.
- Various modules are interconnected to make a larger circuit (or module).
- Each sub-module has a separate Verilog file.
- A sub-module may have another sub-module in its circuit.
- Che needs to indicate the top level module before sinthesis.

#### Example

- Submodule 1/ /// Market [7:0] a 1, output wire [7:0] b 1);
- > Top Module
  odule Top (input wire [7:0] a, output wire[7:0] b);

#### In staint altion

- Used to create instances of the module and create connections among different modules.
- In the above example, we need to instantiate the two sub-level modules in the top module.
- This is done as follows:

  wire [7:0] c;

  Sub1 Encoder (.a1(a), .b1(c));

  Sub2 Decoder (.a2(c), .b2(b))

#### Examble Full Adden

```
module FAdder(
input wire [3:0] A. B.
output wire cout,
output wire [3:0][5]);
```

```
wire c0, c1, c2;
```

```
FA fa0( .a(A[0]), .b(B[0]), .cin(0), .cout(c0), .sum(S[0]));

FA fa1( .a(A[1]), .b(B[1]), .cin(c0), .cout(c1), .sum(S[1]));

FA fa2( .a(A[2]), .b(B[2]), .cin(c1), .cout(c2), .sum(S[2]));

FA fa3( .a(A[3]), .b(B[3]), .cin(c2), .cout(cout), .sum(S[3]));
```

enomodule

- or out ports of instantiated sub-module should be of wire
- Note in previous example, c0,c1,c2 and S are wires!
- Inputs may be reg
- Suppose in above, [3:0] S was of reg type.

  - Declare a dummy wire variable [3:0] add
    Pass add[0], add[1] ... to the instantiations
  - - I always@(
    - $IS \le ado$

#### Parameterized Modules

- A generalized type of module.
- Can be instantiated to any value of parameter.
- Parameterization is a good practice for reusable modules
- Useful in large circuits.

```
6
       te
```

```
of Para
 < Parameter
nstance name>
 OUT1(...), .OUT2(.
```

#### Test/Bengh

- Used to test the functionality of design by simulation.
- Instantiate our top most module and give varying inputs & verify if the outputs match expected results.
- Added functionalities in Test/Bench:
  - Delays
  - \$display(), \$monitor()

### Delays

- Not synthesized
- Can be used to model delays in actual circuit during simulation
- Used mostly in Test Benches to provide inputs at particular instants.
- Syntax: #<time steps>
  - #10 q = x + y; // inter assignment/delay
  - q = #10 x + y; // intra assignment delay
  - Most common:
  - always
  - $\frac{1}{2}$   $\frac{1}$

#### More features

- \$ \$display()
  - used for printing text or variables to screen
  - syntax is the same as for printf in C
  - \$display("time, \tclk, \tenable, \tcount");
- \$monitor()
  - keeps track of changes to the variables in the list
  - whenever any of them changes, it prints all the values
  - only written once in initial block.
  - \$monitor("%d,\t%b,\t%b,\t%b,\t%d",\$time, clk, enable,count);
- Sinish
  - erminating simulation

#### rest/Bengh/Counter

```
(reset), .enable (enable), .count (count) );
               k,enable,c<mark>ount</mark>);
```



#### FPGA Design Challenge Techkritivita

#### Problem Statement:

The challenge in FPGA is to design and efficiently implement the Hilbert transformation of any given function.

It maps a time domain function to another time domain function by a convolution of the input signal with the function H(t) whose representation in frequency domain is:

$$\sigma_H(\omega) = \begin{cases} i = e^{+\frac{i\pi}{2}}, & \text{for } \omega < 0 \\ 0, & \text{for } \omega = 0 \\ -i = e^{-\frac{i\pi}{2}}, & \text{for } \omega > 0 \end{cases}$$

Frequency domain representation of Hilbert Transform



FT is a mathematical transformation to transform a signal from time domain to frequency domain.

$$\hat{f}(\xi) = \int_{-\infty}^{\infty} f(x) \ e^{-2\pi i x \xi} \, dx, \ \ \text{for any real number } \xi.$$

#### Basic/II/ngory

- If x(x) is our signal and h(t) is the signal corresponding to Hilbert Transform, then the Hilbert transform of x(t), hx(t) = x(t)\*h(t)
- $\vdash FT(hx(t)) = FT(x(t)*h(t)) = X(f) \times H(f)$
- Here, X(f) is the Fourier transform of x(t) and H(f) is the Fourier Transform of h(t) given by

$$\sigma_H(\omega) = \begin{cases} i = e^{+\frac{i\pi}{2}}, & \text{for } \omega < 0 \\ 0, & \text{for } \omega = 0 \\ -i = e^{-\frac{i\pi}{2}}, & \text{for } \omega > 0 \end{cases}$$

 $hx(t) = IFT(X(f) \times H(f))$ 



#### Discrete Fourier Transform

- How to model continuous time signals in our digital hardware?
  - Work with samples of signal
  - $\circ \times i[n] = \times (nT) ; n = 0,1 ... N-1$
  - T is the sampling period
- How to take Fourier transform?
  - Take Discrete Fourier Transform

$$X_k = \sum_{n=0}^{N-1} x_n \cdot e^{-i2\pi kn/N}.$$

$$X_k = \sum_{n=0}^{N-1} x_n \cdot \omega^{kn}.$$

$$\omega = e^{-2\pi i/N}$$

$$X_k = \sum_{n=0}^{N-1} x_n \cdot \omega^{kn}.$$

$$\begin{pmatrix} F[0] \\ F[1] \\ F[2] \\ \vdots \\ F[N-1] \end{pmatrix} = \begin{pmatrix} 1 & 1 & 1 & 1 & \dots & 1 \\ 1 & W & W^2 & W^3 & \dots & W^{N-1} \\ 1 & W^2 & W^4 & W^6 & \dots & W^{N-2} \\ 1 & W^3 & W^6 & W^9 & \dots & W^{N-3} \\ \vdots \\ 1 & W^{N-1} & W^{N-2} & W^{N-3} & \dots & W \end{pmatrix} \begin{pmatrix} f[0] \\ f[1] \\ f[2] \\ \vdots \\ f[N-1] \end{pmatrix}$$
where  $W = \exp(-i2\pi/N)$  and  $W = W^{2N}$  etc.  $= 1$ .

where  $W = \exp(-j2\pi/N)$  and  $W = W^{2N}$  etc. = 1.



## Fast/Founier/Transform

- Computation of DFΓ involves a lot of redundant operations
- Time complexity can be reduced drastically by using this information
- A class of algorithms known as Fast Fourier Transform (FFT) is developed for the same

# Cooley-Tukey algorithm : Radix 2 case

- When N is a factor of 2
- ▶ We have

$$X_k = \sum_{n=0}^{N-1} x_n e^{-\frac{2\pi i}{N}nk},$$

Writing the odd and even numbered terms separately

$$X_{\lambda} := \sum_{\mathrm{vv}=0}^{M/2-1} x_{2\mathrm{vv}} e^{-\frac{2\pi i}{N}(2\mathrm{vv}) \lambda} + \sum_{\mathrm{vv}=0}^{M/2-1} x_{2m+1} e^{-\frac{2\pi i}{N}(2m+1)k}$$

$$X_k = \sum_{m=0}^{N/2-1} x_{2m} e^{-rac{2\pi i}{N/2}mk} + e^{-rac{2\pi i}{N}k} \sum_{m=0}^{N/2-1} x_{2m+1} e^{-rac{2\pi i}{N/2}mk} = E_k + e^{-rac{2\pi i}{N}k} O_k.$$


DFT of even—indexed part of  $x_m$ 

► Taking out the common factor


Because of Periodicity of DFT we have

$$E_{k+\frac{N}{2}} = E_k \text{ and } O_{k+\frac{N}{2}} = O_k.$$


 $A_k = B_k + \epsilon^{+rac{2\pi i}{2\pi}} O_k$ 




## Furth ermeduction/in



(a)



#### Complete Structure



 $O(N \log(N))$ 

#### Basic/Ingony

- To in plement Hilbert transform in Verilog
- Find FFT of sequence
- Multiply it by -j sgn(k)
- Take IFFT of the resulting sequence

$$\hat{x}(n) = \text{IFFT}(-j \operatorname{sgn}(k) X(k))$$

$$Y(k) = \text{FFT}(x(k)) \text{ and}$$

Where X(k) = FFT(x(n)) and

$$-j \operatorname{sgn}(k) = \begin{cases} -j & k = 1, 2, ..., N/2 - 1 \\ 0 & k = 0, N/2 \\ +j & k = N/2 + 1, ..., N - 1 \end{cases}$$



### Jude ing veriteria.

- Area (#LUTs,/#FFs, #BRAMs, #DSP Elements etc.)
- Latency (No. of cycles Regd).
- Need for external memory (eg. DRAM Controller
  - DDR/DDR2 and size of memory required).
- Maximum frequency achieved.
- Power consumption as reported by ISE tool.
- Extra Feature : Implementation of a feature here Hilbert transform is being used