

Entity:cache_system_top Architecture: Date: Sat Mar 28 14:41:29 IST 2026 Row: 1 Page: 1



Entity:cache_system_top Architecture: Date: Sat Mar 28 14:41:29 IST 2026 Row: 1 Page: 2



Entity:cache_system_top Architecture: Date: Sat Mar 28 14:41:29 IST 2026 Row: 2 Page: 3



Entity:cache_system_top Architecture: Date: Sat Mar 28 14:41:29 IST 2026 Row: 2 Page: 4



Entity:cache_system_top Architecture: Date: Sat Mar 28 14:41:29 IST 2026 Row: 3 Page: 5



Entity:cache_system_top Architecture: Date: Sat Mar 28 14:41:29 IST 2026 Row: 3 Page: 6



Entity:cache_system_top Architecture: Date: Sat Mar 28 14:41:29 IST 2026 Row: 4 Page: 7


/cache_system_top/mm_ready
/cache_system_top/ctrl_inst/state
4
3
0
2
0
5
4
44000 ps
46000 ps
48000 ps
50000 ps
52000 ps
54000 ps
56000 ps



Entity:cache_system_top Architecture: Date: Sat Mar 28 14:41:29 IST 2026 Row: 5 Page: 9



Entity:cache_system_top Architecture: Date: Sat Mar 28 14:41:29 IST 2026 Row: 5 Page: 10


/cache_system_top/clk
/cache_system_top/rst
/cache_system_top/cpu_read
/cache_system_top/cpu_write
/cache_system_top/cpu_addr
0d1a
051a
/cache_system_top/cpu_wdata
05
/cache_system_top/cpu_rdata
03
00
/cache_system_top/cpu_ready
/cache_system_top/cm_read
/cache_system_top/cm_write
/cache_system_top/cm_lookup
/cache_system_top/cm_update_meta
/cache_system_top/cm_reset_dirty
/cache_system_top/cm_addr
0518
0519
051a
051b
0d18
0d19
0d1a
0d1b
0d1a
051a
0518
0519
051a
/cache_system_top/cm_wdata
00
04
/cache_system_top/cm_input_way
0
1
/cache_system_top/cm_rdata
00
04
00
/cache_system_top/cm_hit
/cache_system_top/cm_dirty
/cache_system_top/cm_write_ack
/cache_system_top/cm_read_ack
/cache_system_top/cm_way
0
0
/cache_system_top/cm_miss
/cache_system_top/cm_victim_tag
00
00
/cache_system_top/mm_read
/cache_system_top/mm_write
/cache_system_top/mm_addr
0518
0519
051a
051b
0d18
0d19
0d1a
0d1b
0518
0519
051a
/cache_system_top/mm_wdata
00
04
00
/cache_system_top/mm_rdata
00
04
72000 ps
74000 ps
76000 ps
78000 ps
80000 ps
82000 ps
84000 ps


/cache_system_top/mm_ready
/cache_system_top/ctrl_inst/state
5
4
2
0
4
72000 ps
74000 ps
76000 ps
78000 ps
80000 ps
82000 ps
84000 ps



Entity:cache_system_top Architecture: Date: Sat Mar 28 14:41:29 IST 2026 Row: 7 Page: 13



Entity:cache_system_top Architecture: Date: Sat Mar 28 14:41:29 IST 2026 Row: 7 Page: 14



Entity:cache_system_top Architecture: Date: Sat Mar 28 14:41:29 IST 2026 Row: 8 Page: 15


/cache_system_top/mm_ready
/cache_system_top/ctrl_inst/state
4
2
0
100000 ps
102000 ps
104000 ps
106000 ps
108000 ps
110000 ps
112000 p