

Need for DMA

In micro processor based systems data transfer can be controlled by either software or hardware.

Software controlled data transfer:-

The following tasks are performed by MP to transfer data from I/O device to memory or from memory to I/O device.

- 1) To fetch the instruction.
- 2) To decode the instruction.
- 3) To execute the instruction.

To carryout these tasks the MP requires considerable time, so this method of data transfer is not suitable for large data transfers such as data transfer from magnetic disk to optical disk to memory. In such situations hardware controlled data transfer technique is used.

Ex:- software controlled data transfer:

MOV CX, COUNT → Initialize COUNT

MOV DX, PORT-ADDR → Load port address in DX

BACK: MOV AL,[SI] → get byte from memory


OUT DX, AL → Send byte to o/p port

INC DX → Increment port address

INC SI → Increment memory pointer

Loop BACK → Repeat until CX=0.


flow chart.



flow chart.

Hardware controlled data transfer

External device is used to control data transfer. External device generates address & control signals required to control data transfer and allows peripheral device to directly access the memory. Hence this technique is referred to as Direct memory access (DMA) & external device which controls the data transfer is referred to as DMA controller.



DMA controller operating in a MP system.

DMA idle cycle.

when the system is turned on the switches are at position 'A', the buses are connected from MP to the system memory & peripherals.

To read a block of data from the disk MP sends a series of commands to the disk controller device telling it to search & read the desired block of data from the disk.

When the disk controller is ready to transfer 1st byte of data, it sends DMA request DREQ signal to the DMA controller. Then DMA controller sends a hold request HRQ signal to the MP HOLD input. The MP responds to this HOLD signal & sends out HLDA (Hold acknowledge) signal to change switch position from A to B. This disconnects the MP from the buses & connects DMA controller to the bus.

DMA active cycle

373

Here the DMA controller gets control of the buses, it sends its memory address where the first byte of data from the disk is written. It also sends a DMA acknowledge, DACK signal to disk controller device telling it to get ready for data transfer, it asserts both \overline{IOR} , \overline{MEMW} signals on the control bus.

\overline{IOR} → signal enables the disk controller to off the byte of data from the disk on the data bus.


\overline{MEMW} → signal enables the addressed memory to accept data from the data bus.

In this techniques data is transferred directly from the disk controller to the memory location without passing through CPU ~~or the DMA controller~~.

*

8257 DMA controller.

- * A DMA controller is designed to complete the bulk data transfer task much faster than the CPU.
- * The Direct memory access (DMA) mode of data transfer is the fastest amongst all the modes of data transfer.
- * In this mode the device may transfer data directly to/from memory without any interference from the CPU.
- * The device requests the CPU, to hold the data, address & control bus, so that the device may transfer data directly to/from memory.
- * 8257 is a four channel DMA controller designed to be interfaced with their family of MP's.

Internal architecture.

Internal
Architecture of
8257.

The direct memory access by DMA.

TC: The bits 14 & 15 of the TC register indicate the type of the DMA operation (Transfer).

A15/RD	A14/HR	Type of DMA operation
0	0	Verify DMA cycle
0	1	Write DMA cycle
1	0	Read DMA cycle
1	1	(Parallel)

Mode Set Register: The function of MR is to enable the DMA channels individually and also to set the various modes of operation.

A DMA channel should not be enabled till the DMA address register & the TC contain valid information, otherwise an uncounted DMA request may initiate a DMA cycle.

→ mode set register should be programmed by the CPU for enabling the DMA channels only after initializing the DMA address register & TC.

- If TC stop bit is set, the selected channel is disabled after the TC condition is reached.
- Auto Load if set enables channel 2 for repeat block chaining operations.
- After transferring the first block using DMA, channel 2 registers are re-loaded with channel 3 registers for the next block transfer, if update flag is set.
- Extended wait bit : if set extends the duration of MEMO & RDY signals by activating them earlier.

This is useful in interfacing the peripherals with different access times. If the peripheral is not accessed within the stipulated time, it is expected to give the 'NOT READY' indication to 8257, to request it to add one or more wait states in the DMA cycle.

Block diagram of 8257 :- description.

Data bus buffer.

- * It is a bidirectional 8-bit buffer which interfaces the 8257 to the system databus.
- * In slave mode, it is used to transfer data to the internal registers of 8257.
- * In master mode, it is used to send higher byte address (A8-A15) on the databus.

Read/write logic.

- * When the CPU is reading one of the internal registers of 8257, the Read/write logic accepts the I/O Read or I/O Write signals, decodes the least significant four address bits (A0-A3) either writes the contents of the data bus into address register (a) place the contents of the address register onto the data bus.
- * During DMA cycles the read/write logic generates the I/O read and memory write (d) I/O write and memory read signals, which control the data transfer b/w peripheral and memory device.

DMA channels:-

The 8257 provides four identical channels, labeled CH₀ to CH₃. Each channel has two sixteen bit registers.

(i) DMA address register (ii) terminal count register.

(i) DMA address register format:-


A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
-----	-----	-----	-----	-----	-----	----	----	----	----	----	----	----	----	----	----

* DMA has 16-bit address register.

* It specifies the address of the first memory location to be accessed.

* It is necessary to load valid memory address in the DMA address register before channel is enabled.

Terminal count register.



T₁ T₀ type of operation.

used for causing a stopping the

- o o → DMA verify cycle.
 - o 1 → DMA write cycle
 - 1 o → DMA Read cycle
 - 1 1 → illegal.
- data transfer through a DMA channel after the required no. of DMA cycles.

* The 'TC' specifies the type of DMA operation to be performed.

control logic.


It controls the sequence of operations during all DMA cycles. (DMA read, DMA write, DMA verify) by generating the appropriate control signals.

It consists of mode set register & status register.


* mode set register is programmed by the CPU to configure 8257.

* Status register is read by CPU to check which channels have reached terminal count condition.

Mode set register.



Status register:-



Priority resolver:-


It receives the peripheral requests. It can be programmed to work in two modes, either in fixed mode or rotating priority mode.

Operating modes of 8257:

The 8257 can be programmed to operate in following modes.

Rotating Priority mode:-

In this, the priority of the channels has a circular sequence.



fixed Priority mode:-

priorities for each channel are fixed.

Priority channel.

highest 1	0
2	1
3	2
Lowest. 4	3.

Priority setting table.

Extended write mode:

The extended write option provides alternative timing of t_{IO} and memory write signals which allows the devices to return an early READY and prevents the unnecessary occurrence of wait states in the 8257.

6259A/
address

TC stop mode:

If the TC stop bit is set, a channel is disabled after the TC off goes high, thus automatically preventing further DMA operation on that channel.

Auto load mode:

In this mode, channel 2 parameters are initialized as usual for the first data block. These parameters are automatically duplicated in the channel 3 registers when channel 2 is initialized.


After the first block of DMA cycles is executed by channel 2, the parameters stored in the channel 3 registers are transferred to channel 2 during an 'update' cycle.

Channel lines, address bus, DMA address, Channel
count register, etc

DMA address Register-

It has 16 bit address Register. It specifies the memory location to be accessed. Note: In the previous diagram, the first memory location is specified by the address register. The channel is selected by the channel select register.

Transfer count Register - It specifies the type of transfer performed.



Date: 14/1

8255 [Programmable I/O port] PPI. (1)

(a) PPI.


2019

The 11th I/O port chip 8255 is also known as programmable peripheral I/O port.

- * 8255 is designed by Intel for the use with 8-bit, 16-bit and higher capability microprocessors.

*

8255 Internal Architecture



8255 Internal Architecture.

* It has 24 I/O lines.

* 24 I/O lines are individually programmed as two groups.

* Two lines each of $8 \rightarrow$ two groups are named as group A & group B.
Three groups of eight lines each.

* A group contains a subgroup of eight I/O lines called as 8-bit port.

another subgroup of four I/O lines is a 4-bit port.

* Group A contains an 8-bit port A along with a 4-bit port C upper.

* Port 'A' lines are identified by symbols $P_{A0}-P_{A7}$ while the port C lines are identified by symbols ~~$P_{C0}-P_{C3}$~~ , $P_{C4}-P_{C7}$.

* Third group B contains an 8-bit port B, containing lines $P_{B0}-P_{B7}$ & a 4-bit port C with lower bits $P_{C0}-P_{C3}$.

* Port 'C' upper & port 'C' lower can be used in combination as an 8-bit port C.

* Both port 'C' upper & port 'C' lower are assigned with the same address.

* So in 8255 PPI one may access as three 8-bit I/O ports or two 8-bit & two 4-bit I/O ports.

* All these ports can function independently either as I/P or as O/P ports.

* Individual functioning of ports can be achieved by programming the bits of an internal register of 8255 called as control word register (CWR).

* 8-bit data bus buffer is controlled by the read/write control logic.

* The read/write control logic manages all of the internal & external transfers of both data & control words.

* RD, WR, AD, AI, RESET are the I/P pins provided by the CPU to the READ/WRITE control logic of 8255.

* 8-bit, 3-state bidirectional buffer is used to interface the 8255 internal data bus with the external system data bus.

* This buffer receives & transmits data upon the execution of I/P @ O/P instructions by the micro processor.

The control words & status information is also transferred through the buffer.

Pin Configuration

37:

(2)

PA3	-1	40	PA4
PA2	-2	39	PA5
PA1	-3	38	PA6
PA0	-4	37	PA7
RD	-5	36	WR
CS	-6	35	RESET
GND	-7	34	D0
A1	-8	33	D1
A0	-9	32	D2
PC7	-10	31	D3
PC6	-11	30	D4
PC5	-12	29	D5
PC4	-13	28	D6
PC0	-14	27	D7
PC1	-15	26	VCC
PC2	-16	25	PB7
PC3	-17	24	PB6
PB0	-18	23	PB5
PB1	-19	22	PB4
PB2	-20	21	PB3

2^4 / 6

C24

4 8 7 24

ok 8 7 8 32

8

AO

RD

CS

AO

A1

CS

GND

VCC

RESET

PA7-PA0: These eight port A lines acts as either

latched o/p or
buffered i/p lines
depending on the CWR loaded
the CWR Register.

PC7-PC4: upper nibble of port C lines. acts as
either o/p latches or
i/p buffer lines.

* also use for generation of handshake lines in mode 1

PC3-PC0: lower port C lines

* acts as either o/p latch or
i/p buffer lines.

* also use for generation of handshake lines in mode 0

PB0-PB7: These are the eight port B lines which are used as
o/p lines or buffered i/p lines as same as Port A.

37/2

(2)

RD: i/p line driven by the MP.
 * low state indicates the read operation to 8255.

WR: i/p line driven by the MP.
 * low state indicates the write operation to 8255.

? CS: chip select line.

$\overline{CS} = 0$ this state enables the 8255 to respond to \overline{RD} & \overline{WR} signals, otherwise \overline{RD} & \overline{WR} signals are neglected.

A₁-A₀: * Address i/p lines driven by the MP.

* A₁-A₀ with RD, WR, CS forms the following operations for 8255. These address lines are used for addressing any one of the four registers.

RD	WR	CS	A ₁	A ₀	i/p(Read) cycle
0	1	0	0	0	port A to data bus.
0	1	0	0	1	port B to data bus
0	1	0	1	0	port C to data bus.
0	1	0	1	1	CWR to data bus.

RD	WR	CS	A ₁	A ₀	o/p(Write) cycle
1	0	0	0	0	data bus to port A
1	0	0	0	1	data bus to port B
1	0	0	1	0	data bus to port C
1	0	0	1	1	data bus to CWR.

RD COR CS A₁ A₀ function. (5)

X X 1 X X data bus transferred.

1 1 0 X X data bus transferred.

Do-D₇: Data bus lines those carry data & control word to / from the MP.

RESET: * logic high on this line clears the COR of 8255.

* by default after reset all ports are set as I/O ports.

modes of operation of 8255 PPF

Two basic modes of operation are → I/O operation

→ BSR (Bit-set reset mode of operation)

I/O mode: * In this mode, the 8255 ports work as programmable I/O ports.


* I/O mode again can be carried out as mode 0, mode 1, mode 2 operations.

BSR mode: * In this mode only port C (P_{C0} → P_{C7}) can be used to set or reset its individual port bits.

* Any of the 8-bits of port C can be set or reset depending on B₀ of the control word.

* The bit to be set or reset is selected by bit select flag B₃, B₂ and B₁ of the COR.

The CWR format




B₃, B₂, B₁ are from 000 to 111 for bits P_{C0} to P_{C7}.

Contd

B_3	B_2	B_1	selected bits of port C.
0	0	0	$B_0(B) PC_0$
0	0	1	$B_1 PC_1$
0	1	0	$B_2 PC_2$
0	1	1	$B_3 PC_3$
1	0	0	$B_4 PC_4$
1	0	1	$B_5 PC_5$
1	1	0	$B_6 PC_6$
1	1	1	$B_7 PC_7$

I/O modes:

Mode 0: (Basic I/O mode).



What is the function of handshaking signal in 8086 CPU?


~~Ques~~ I/O devices accept & release information at much slower rate than the MP.

Handshaking is the method that synchronize the I/O devices with them?

Control word formats.

(4)

In BSR mode of operation.



- (3) * Any of the 8-bits of port C can be set or reset depending on B₀ of the CWR.
- (2) * The bit to be set or Reset is selected by bit select flags B₃, B₂, B₁ of the CWR.

- (1) * In this mode only port C can be used to set or reset its individual port bits. (PC₀-PC₇).

- * The combination of B₃ B₂ B₁ selects the bits of port C as follows:

B ₃	B ₂	B ₁	selected bits of port C
0	0	0	B ₀
0	0	1	B ₁
0	1	0	B ₂
0	1	1	B ₃
1	0	0	B ₄
1	0	1	B ₅
1	1	0	B ₆
1	1	1	B ₇ .

- Ex:-1) write the value of control word for setting B₀ of port C.

B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀
0	X	X	X	0	0	0	1

↑ ↓ ←
 0th v.
 B₀ of port C is
 selected.

CLR = 01h for setting 0th bit
 CWR = 00h for resetting 0th bit

④

Interfacing:

The working configuration of a general CPU can be controlled by a key board, display system, memory system & its ports along with CPU. The CPU may be seen as the heart of the system while all peripheral CKTs including memory system are built around the CPU.

Most of the peripheral devices are designed and interfaced with a CPU either to enable it to communicate with the user or an external source & to ease the CKT operation so that the CPU works more efficiently & effectively.

+ each

Ex-2: write value of CWR for setting the 4th bit of port 'C'.

B7	B6	B5	B4	B3	B2	B1	B0
0	X	X	X	0	0	0	1

CWR = 09h. ↓
4th bit of
port C is selected. 0G.

for resetting the 4th bit the value is =, 08h.

Ex-3: write the value of CWR for setting the 6th bit of port 'C' &

for Resetting that bit what is the value of CWR.

B7	B6	B5	B4	B3	B2	B1	B0
0	X	X	X	1	0	0	1

↓
6th bit of
port C is selected

Resetted value = 1100 ⇒ 0Ch.

Q. Using the ALP of program (1) design a delay of 10 minutes.

~~Given :-~~

$$f = 100 \text{ MHz}$$

$$T = 0.1 \mu\text{sec.}$$

(5)

In BSR mode.

<u>part C bits</u>	<u>control word to set</u>	<u>control word to reset</u>
B ₀	01h	00h
B ₁	03h	02h
B ₂	05h	04h
B ₃	07h	06h
B ₄	09h	08h
B ₅	0Bh	0Ah
B ₆	0Dh	0Ch
B ₇	0Fh	0Eh

$\rightarrow PC \rightarrow 8$.

B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀		Q - Set D - Reset
0	x	x	x	-	-	-		$0 \rightarrow PC_0$	
0	0	0	0	1				$1 \rightarrow PC_1$	
0	1	0	0	0	1			$0 \rightarrow PC_2$	
0	1	1	1	1	1	1		$1 \rightarrow PC_3 \rightarrow CWR \text{ to set } 07$	
q	0	0	0	0	0	1		$0 \rightarrow PC_4$	$1 \rightarrow \text{Reset } 06$
1	0	1	0	1	0	1		$1 \rightarrow PC_5$	
1	1	0	1	0	1	0		$0 \rightarrow PC_6$	
1	1	1	1	1	1	1		$1 \rightarrow PC_7$	

~~Stack~~ → ~~Stack structure~~

states for execution.

→

MOV CX, COUNT	→	4
DEC CX	→	2
NOP	→	3
JNZ label	→	16
	→	8
RET		

Ex: write a program to generate a delay of 100ms using an 8086 system that runs on 10MHz if!

$$\text{sol: } T_d = 100\text{ms}.$$

no-of clock cycles required for execution of loop once = $2 + 3 + 16 = 21$

no of clock cycles required for execution of loop once = dec + nq

mov cx, count is not in the delay generation loop.

$$\text{time required for execution of the loop once} = nT = 21 \times \frac{1}{10\text{MHz}} = 21 \times 0.1\text{ms} = 2.1\mu\text{sec.}$$

sol: mov cx, 8A03h. load count register.

WAIT : DEC CX
NOP
JNZ WAIT

DEC

wait till

count register.

$$\text{count } n = \frac{\text{Required delay } (T_d)}{n \times T}$$

$$\text{Required count} = \frac{T_d}{n \times T} = \frac{100 \times 10^3}{2.1 \times 10^{-6}} = 47.619 \times 10^3 = 47619 = 3A03H.$$

I/O modes of 8255 PPI

(6)

Mode 0: Simple I/P & O/P mode.


In this mode

- * Port A & port B are used as two simple 8-bit I/O ports.
- * Port C as two 4-bit ports.
- * each port can be programmed to function as simply an I/P port or an O/P port.

The I/P/O/P features of in mode 0 are as follows


- 1) O/P's are latched
- 2) I/P are buffered, not latched.
- 3) ports do not have handshake or interrupt capability.

Mode-1: I/P/O/P with handshake.



- * In this mode I/P & O/P data transfer is controlled by handshaking signals
- * Handshaking signals are used to transfer data b/w devices whose data transfer speeds are not same.

- Note:
- * Handshaking signals are used to tell computer whether printer is ready to accept the data or not. If printer is ready to accept the data after sending data on data bus, computer uses another handshaking signal (\overline{SID}) to tell printer that valid data is available on the data bus.



mode '0' features : also called of simple I/O mode

1) we can program port A & B as I/O ports

2) port C (upper) & lower 4 bits also programmed

3) Hand Shaking feature is not implemented

mode 1

: port A & port B can be programmed of I/O mode

port C upper & lower 4 bits also programmed

Hand Shaking feature is implemented

mode 2

: also called of Bidirectional I/O mode

only port 'A' can be programmed as I/O.


port C bits are used for the generation of hand shaking signals.

WR : 8 bit reg. thereby programming the individual fields we can assign the reg. function of 8255 IPI by the selection of required ports.

Simple means : mode '0'

37.

Control word format in I/O mode.




Ex:- write a program to initialize 8255 in the configuration given below

AX AL AL
0400

1. part A : Simple IIP → mode '0'
2. part B : simple OIP
3. part CL : OIP
4. part CU : IIP.

Assume address of the control word register of 8255 is 83H.



Simple IIP & OIP port operation is considered in mode '0'.

MOV AL, 98H → Load control word

OUT 83H, AL → send control word to 83H.

Read R/W
Write OUT

Mode 1 features:

- * Two ports port A & port B function as 8-bit I/O ports.
- , they can be configured either as I/P or O/P port.
- * Each port uses three lines from port C as handshake signals.
- The remaining two lines of port C can be used for simple I/O functions.
- * I/P and O/P data are latched.
- * Interrupt logic is supported.

Mode 2:- (Bi-directional I/O data transfer):

- * This mode allows bi-directional data transfer over a single 8-bit data bus using handshaking signals.
- * This feature is available only in group 1 with port A as the 8-bit bi-directional data bus. PC₃-PC₇ are used for handshaking purpose.
- * Both I/P & O/P are latched.
- * The remaining lines of port C PC₀-PC₂ can be used for simple I/O functions.
- * Port B can be programmed in mode 0 & in mode 1.
- * When port B is programmed in mode 1, PC₀-PC₂ lines of port C are used as handshaking signals.

Ex 2 write a program to initialize 8255 in the configuration given below.

1. port A: O/P with handshake.
2. port B: I/P with handshake.
3. port C: O/P
4. port C0: I/P.

Assume address of control word register of 8255 is $23h$.

D7	D6	D5	D4	D3	D2	D1	D0
1	0	1	0	1	1	1	0

$\Rightarrow CWR = AEh$

\downarrow
Port A Mode
O/P

Port A

O/P

Port B

I/P

Port C

O/P

Port C0

I/P

handshake operation carried out by mode initializing port in mode

MOV AL, AEh \rightarrow load control word

OUT 23h, AL \rightarrow send control word.

Ex 3 blink port 'C' bit of 8255.

write a program for the above requirement. assume the address of control word register is $83h$.. use BSR mode.

SOL:

D7	D6	D5	D4	D3	D2	D1	D0
0	x	x	x				

SET \Rightarrow

BSR	.	.	.	Selected bit of Port C	Set = 1	Reset = 0.
0	0	0	0	0	0	1. $\Rightarrow CWR = 01h$

RESET \Rightarrow

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0



Program flow:
 1. MOV AL, 01h \rightarrow load CWR to AL
 2. OUT 83h, AL \rightarrow load CWR value to 83 address
 CALL delay \rightarrow call delay subroutine
 MOV AL, 00h \rightarrow load CWR to AL
 OUT 83h, AL \rightarrow CWR value to 83 address
 CALL delay \rightarrow call delay subroutine
 JMP back \rightarrow Repeat.

9 0 1 0 1 0
 ↓↓↓↓↓↓

IN: I/P a byte or word from port.

IN → instruction will copy data from a port to the accumulator.

8-bit port $\xrightarrow{\text{data}} \text{AL}$

16-bit port $\xrightarrow{\text{data}} \text{AX}$.

Ex:- IN AL, OF8h : copy a byte from port OF8h to AL.

IN AX, 95h ; copy a word from port 95h to AX.

OUT:

MOV DX, 30F8h. → Load 16-bit address of port in DX.

IN AL, DX → copy a byte from 8-bit port 30F8h to AL

IN AX, DX → copy a word from 16-bit port 30F8h to AX.

OUT: send a byte or word to a port.

The OUT instruction copies a byte from AL or a word from AX to the specified port.

Ex:- OUT OF8h, AL → copy contents of AL to 8-bit port OF8h,

OUT OF8h, AX → copy contents of AX to 8-bit port OF8h.

(a) MOV DX, 30F8h → load 16-bit address of the port in DX

OUT DX, AL → copy the contents of AL to port 30F8h

OUT DX, AX → copy the contents of AX to port 30F8h.

IN → read data from port

OUT → write data to port.

3/4

Interface an 8255 with 8086 to work as an I/O port.



Initialise port A as o/p port.

port B as i/p port.

Port C as o/p port.

port A address should be 0740h.


- B

write a program to sense switch positions SW0-SW7 connected at port A. The sensed pattern is to be displayed on port C; to which 8 LEDs are connected, while the port C lower displays number of on switches out of the total eight switches.


CWR =	D7	D6	D5	D4	D3	D2	D1	D0	
I/O	1	0	0	0	0	0	1	0	= 82h
	↓	↓	↓	↓	↓	↓	↓	↓	
port A mode	port A o/p	port C o/p	port B mode	port B TIP1	port C o/p				

Address of port A = 0740h.

port address calculation of 8255 PPI.



I/O Lines.										
8255 ports	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	
Port A	0	0	0	0	0	1	1	1	0	1
Port B	0	0	0	0	0	1	1	1	0	1
Port C	0	0	0	0	0	1	1	1	0	1
CWR	0	0	0	0	0	1	1	1	0	1



from 8086 system bus.

MX mode.

Program

```

MOV DX, 0746h ; initialise port with
MOV AL, 82h ; control word 82h.
OUT DX, AL ; 0742
SUB DX, 04 ; get address of port B in DX.
IN AL, DX ; 0740 ; Read port B for switch.
SUB DX, 02 ; positions into AL and get port A address in DX.
OUT DX, AL ; display switch positions on port A.
MOV BL, 00h ; initialise BL for switch count.
MOV CH, 08h ; initialise CH for total switch number.
YY: RCL AL ; rotate AL through carry to check
JNC XX ; whether the switches are on or off, i.e either 1 or 0
INC BL ; check for next switch. If
DEC CH ; all switches are checked, the
JNZ YY ; number of on switches are
MOV AL, BL ; in BL. Display it on port C
ADD DX, 04 ; lower.
OUT DX, AL ; Stop.
HLT

```

0	1	0	1	0	0	1	0
0	1	0	1	0	1	0	0
1	1	0	1	0	1	0	0
0	1	0	0	1	0	1	0

* Initialise port A as I/O port in mode 0.

D7	D6	D5	D4	D3	D2	D1	D0
I/O	0	0	1	0	0	0	0

Port A mode I/O

Port B mode I/O

Port C mode I/O

clear = 90h.

Program:

MOV AL, 90h
OUT CG, AL.
IN AL, CB.
MOV [SI], AL.

MOV SI, 1500h.

MOV AL, 90h. → Load control word in to AL.

OUT CG, AL → write AL content to port CG

IN AL, CB → Read data from port CG to AL.

MOV [SI], AL → Load the AL content in its address
pointed by SI [1500h].

INT 3.

Ex 2 * Initialise port A as I/O port & port B as I/O port in mode '0'.

D7	D6	D5	D4	D3	D2	D1	D0
I/O	0	0	1	0	0	0	0

clear = 90h.

Program:

MOV AL, 90h → initialise port A as I/O port.

OUT CG, AL. → write data to port CG

IN AL, CB → Read data from port.

OUT C2, AL → write data to port C2.

INT 3.

Ex 3 * Initialise port C as I/O port in mode '0'.

31

MOV AL, 90

OUT CG, AL

MOV AL, 80

OUT C4, AL

INT 3.

Interfacing 16-bit 8255 ports with 8086. The address of port A is F0h.


Sol:- To implement 16-bit port two 8255s are required.

one will act as lower 8-bit port D0-D7.

upper 8-bit port D8-D15.

while initializing AL & AH both should be loaded with suitable content

In this system, port A, port B & port C all may work as 16-bit ports.



Interfacing 16-bit 8255 Ports with 8086.

→ 16-bit devices are interfaced directly with the 16-bit data bus using A0 and BHE pins of 8086.

→ 8 bit I/O devices are interfaced with lower order data bus of

37.

Interface ADC 8080 with 8086 using 8255 ports. use port A of

12


8255 for transferring digital data out of ADC to the CPU and port-C for control signals. Assume that an analog input is present at I/O₁ of the ADC and a clock input of suitable frequency is available for ADC. Draw a schematic and write required ALP.

Ans:

$$CWR = 98 \text{ h.} \Rightarrow A \rightarrow \text{I/O}$$

$$C0 = 7\text{h}$$

$$CL = 0\text{Fh}$$



Analyse I/O₂.

Address pins


I/O₂ ABC
0 1 0 \Rightarrow to select S/P₂

ALE, OE \rightarrow get connected with +5V. To select ADC & enable the outputs.

\Rightarrow G₁ acts as an I/O port to receive EOC signal.

\Rightarrow G₂ acts as an I/O port to send SOC to the ADC.

\Rightarrow I/O₂ of port A to send SOC to the ADC.
port A acts as a 8-bit I/O data port to receive the digital data out from the ADC. The port B \rightarrow I/O port to write the address to the ADC.



MOV AL, 98h } initialize 8255's

OUT CWR, AL }

MOV AL, 0L ; Select S/P₂ as analog I/O. Wait : IN AL, PORT C, \rightarrow check for EOC

OUT PORT B, AL }

MOV AL, 00h } give start of conversion.

OUT PORT C, AL } pulse to IC ADC.

out port C, AL

MOV AL, 00h

OUT PORT C, AL.

RCL

JNC Wait. } sending port C

IN AL, PORT A } and rotating I

GH CARRY, HLT. } OR carry, if EOC, read

Interface 4x4 keyboard with 8086 using 8255. and write an ALP

for detecting a key closure and return the key code in AL. The debouncing period for a key is 10ms. use software key debouncing technique. DEBOUNCE is an available 10ms delay routine.


∴ $4 \times 4 \Rightarrow 4$ rows & 4 columns.


port A used as output port for selecting a row of key.

port B " " " input for sensing a closed key.

∴ Key board lines are selected one by one through port A
port B lines are polled continuously till a key closure is sensed, then routine DEBOUNCE is called for key debouncing.

The key code is decided depending upon the selected row and a low sensed column.





ADC (Analog to digital converter interfacing).

(28-30)

general algorithm for ADC interfacing.


DAC & ADC

Interfacing.

- 1) Ensure analog input signal applied to the ADC.
- 2) Issue SOC pulse to ADC.
- 3) Read EOC signal to mark the end of conversion process.
- 4) Read digital data out of the ADC or equivalent digital output.

ADC 0808 / 0809. features:

- * 0808 ~~is~~ ADC is an 8-bit.
- * ADC uses CMOS, successive approximation converters.
- * conversion delay is 10μs.
- * $\text{clock} f = 640 \text{ kHz}$.
- * the converter internally has 3:8 along multiplexers so at a time eight different analog inputs can be connected to the chip.
- * out of these eight inputs only one can be selected for conversion by using address lines ADD A, ADD B & ADD C.
- * using these address lines, multichannel data acquisition systems can be designed using a single ADC.
- * The CPU may drive these lines using output port lines in 62200 for multichannel applications. SOC clock



Analog input selected

I/P0	→ C	B	A	ADC → 8 bit, 0.8Vpp
I/P1	→ 0	0	0	
I/P2	→ 0	1	0	
I/P3	→ 0	1	1	12 bit 710ff, dual slope
I/P4	→ 1	0	0	
I/P5	→ 1	0	1	
I/P6	→ 1	1	0	
I/P7	→ 1	1	1	
I/P8	→ 1	1	1	

Pin

I/P3 → 1	28 ← I/P2.	I/P0-I/P7 → Analog I/P.9.
I/P4 → 2	27 ← I/P1	→ DOR A,B,C → address lines for selecting analog I/Ps.
I/P5 → 3	26 ← I/P0	
I/P6 → 4	25 ← ADD E	
I/P7 → 5	24 ← ADD D	D0 → D0 → Digital 8-bit output of MSB & 0 LSB.
SOC → 6	23 ← ADDC	
EOC → 7	22 ← EALE	SOC → start of conversion signal pin.
O3 → 8	21 ← OEMB.	EOC → end of conversion signal pin.
OE → 9	20 ← O6	OE → O/P latch enable pin.
CLK → 10	19 ← O5	OE = 1 enables O/P.
Vcc → 11	18 ← O4	= 0 disable O/P.
Vref → 12	17 ← O3 LSB	
GND → 13	16 ← Vref-	
O1 → 14	15 ← O2	CR/L → clock input for ADC.

Vcc, GND → supply pins +5V & GND.

Vref + & Vref - → reference voltage +ve (C1 & VDD) -ve (C2 & VDD)

conversion delay (Δt)

- * time taken by the ADC from the active edge of SOC pulse till the active edge of EOC signal.

* time taken by the converter to calculate the equivalent digital data O/P from the moment of the start of conversion is called conversion delay.

AD 7523 - 8 bit multiplying DAC.

(2)

37:


features:-

DAC \rightarrow convert binary nos into ^{their analog} equivalent voltage

DAC \rightarrow Applications: digitally controlled gains, motor speed controls


- * 16 pin DIP package. Programmable gain amplifiers etc.
- * contains R-2R ladder ($R = 10\text{ k}\Omega$) for digital to analog conversion
- * along with single pole double throw NMOS switches are used to connect the digital inputs to the ladder.
- * supply range from $(+5V \pm 15V)$.
- * Vref range $= -10V \text{ to } +10V$.

Pin diagram



- * Zener diode ~~zener~~ is connected between OUT1 & OUT2 to save the DAC from -ve transients.
- * An op-amp is used as a current to voltage converter at the output of AD 7523 to convert the current output of AD 7523 to a proportional output voltage.
- * V_{REF} range $= -10V \text{ to } +10V$.

(Ex 1) Interface DAC AD7523 with an 8086 CPU running at 8 MHz
write an assembly language program to generate a sawtooth
of period 1 msec with Vmax 5V.



* part A o/p port.

mov AL, 80h Initialise part A o/p port.

out COOR, AL.

Again : mov AL, 00h start the ramp from 0.1 Volts.

back : out PORTA, AL o/p 00h to DAC.

INC AL increment AL to next ramp o/p.

cmp AL, 0F2h if requirement
; is output limit reached?

JB back If not, then increment the ramp



JMP Again. else start again from 00h & following sequence.

ENDS.

$$T = 18 \times 0.125 \mu s.$$

Time required for the execution of loop once $T = 18 \times 0.125 \mu s = 2.25 \mu s$.

$$\text{cont} = \frac{T}{nT} \Rightarrow \frac{1 \mu s}{2.25 \mu s}.$$



DAC 0800

8-bit Digital to analog converter.

(3.)

features: 0800 is a monolithic 8-bit DAC manufactured by National Semiconductor.

- * settling time around 100ms.
- * operates at supply voltages i.e. from 4.5V to 18V.
usually V_+ is set +12V & V_- kept at -12V.


* Pin diagram

threshold
control $\Rightarrow V_{TC}$


$V_T \rightarrow$ range is from 4.5V to 18V.

usually V_T is +5V @ +12V.

$V^- \rightarrow$ kept at minimum -12V.



- * write an assembly language program to generate a triangular wave of if 500 Hz using the interfacing circuit given. The 8086 system operates at 8 MHz. The amplitude of the triangular wave should be +5V.



$V_{ref} = +5V$. to generate a wave of $+5V$ amplitude.

sq. $f = 500\text{Hz}$. $T = 2\text{msec}$.

Assume the wave to be generated is symmetric, the wave will arise for 1ms and fall for 1ms. This will be repeated continuously.

mov AL, 80h } Initialization of port A.
out COM, AL

mov AL, 00h } Start rising ramp from 0V by sending 00h to DAC.

Back: OUT port A, AL.

INC AL } Increment ramp till 5V.

cmp AL, FFh give FFh } If it is not equal

JB Back } If it is FFh then,

Back1: OUT port A, AL } Output it and start the falling.


DEC AL } Start ramp by decrementing the

cmp AL, 00 counter till it reaches zero.


JA Back1 } Then start again for the next cycle.

JMP Back

ENDS



This will be repeated continuously.



Ex. Interface ADC 0808 with 8086 using 8255 ports. Use port A of 8255 for transforming digital data output of ADC to the CPU

→ Port C for control signals. Assume that an analog I/P is present at S/P2 of the ADC & clock I/P of suitable f' is available for ADC.


Draw the schematic & write required A.L.P.

Port 'A' acts as I/P port to receive digital data output from ADC.

Port 'C' upper (PC) used as I/P port to receive the SOC.

Port 'C' lower (PC0) works as I/P port to ~~record~~ the SOC.

The CCOR



Interfacing 0808 with 8086.

The address for selection of analog I/P I/P2 is $010 = 02h$.

Program:

```

mov AL, 98h ; Initialise 8255 ox
out CCOR, AL ; discussed above.

MOV AL, 02h ; select I/P2 as analog I/P
OUT port B, AL;


MOV AL, 00h ; give start of conversion
OUT port C, AL pulse to the ADC.
    
```

MOV AL, 0fh
OUT port C, AL → mov AL, 00h
OUT port C, AL

wait: IN AL, port C check for EOC by
RCL reading port C upper and
JNC wait rotating through carry.
IN AL, port A If EOC, read digital equivalent in AL
HLT stop.

Stepper motor interfacing

- * A stepper motor is a digital motor.
- * Fig shows the typical 2-phase motor interfaced using 8255.
- * Motor has two windings phases, with center-tap winding.
- * The center-taps ~~are~~ taps of these windings are connected to the 12V supply.
- * Motor can be excited by grounding four terminals of the two windings.
- * Motor can be rotated in steps by giving proper excitation sequence to these windings.
- * The lower nibble of portA of the 8255 is used to generate excitation signals in the proper sequence.




Stepper motor interfacing.

The excitation sequence is shown in table, so this, motor rotates in clockwise direction.

To rotate motor in anti-clockwise direction, we have to excite motor in reverse sequence.

- * Simultaneous excitation for both ends of winding leads to damage of motor windings.
- * To avoid this, digital locking system must be designed.



digital locking system.

From the above shown digital locking ckt only one o/p needs to be activated (made low) when properly excited, otherwise o/p is disabled (made high).

Step	X_1	X_2	Y_1	Y_2
1	0	1	0	1
2	1	0	0	1
3	1	0	1	0
4	0	1	1	0
5	0	1	0	1

Sequence :-

$y_2 \ x_2$

$y_2 \ x_1$

$x_1 \ y_1$

$x_2 \ y_1$

$x_2 \ y_2$

full step excitation sequence.

The above excitation sequence is called full step sequence in which excitation ends of the phase are changed in one step.


The phase coinding excitation may be in ~~half~~ step sequence the excitation sequence table is as follows.

Step	x_1	x_2	y_1	y_2	\bar{y}_2	x_2
1	0	1	0	1	—	y_2
2	0	0	0	1	—	x_1
3	1	0	0	1	—	x_2
4	1	0	0	0	—	y_2
5	1	0	1	0	—	y_2
6	0	0	1	0	—	x_1
7	0	1	1	0	—	x_2
8	0	1	0	0	—	y_2
9	0	1	0	1	—	x_1

↓ half step excitation sequence.

Interface stepper motor to the 8086 MP system and write an 8086 assembly language program to control the stepper motor.

Stepper motor.



The above fig shows the typical 2-phase motor rated 12V/0.67A/ ph interfaced with the 8086 MP system using 8255.

The motor shown in fig has two phases, with center-tap winding.

The center taps of these windings are connected to the 12V supply.

Due to this, motor can be excited by grounding four terminals of the two windings.

Motor can be rotated in steps by giving proper excitation sequence to these windings. The lower nibble of

port 'A' of the 8255 is used to generate excitation signals in

the proper sequence. These excitation signals are buffered

using driver transistors. The transistors are selected such that

they can source rated current for the windings. Motor is

rotated by 1.8° per excitation.

Procedure to rotate a stepper motor clockwise by 90°.
Let excitation code .DB , 03h, 06h, 09h, 0Ch.

```

MOV AX, Q. DATA. [initialise
                  data segment]
MOV DS, AX
MOV AL, 80h.      [initialise 8255]
OUT CR, AL. ; set repetition count to 5010
MOV CL, 32H.      ; set excitation sequence
START: MOV AH, 04h. → counts excitation sequence
       LEA BX, EXCITE-CODE. → Initialize pointer.
       MOV AL, [BX].
BACK1: OUT PORT A, AL. ; Send excite-code. requirement 50 rotation
       CALL DEALY ; count
       INC BX ; increment pointer
       DEC AH. ; repeat '4' times.
       JNZ BACK1
       DEC CL ; Repeat 50 times.
       JNZ START
       RET
ENDP
    
```

Each rotation
with delay - (10ms)

LEA
Load EA to the register.
Load ZA to the register.
Load external
memory to the register.

D7	D6	D5	D4	D3	D2	D1	D0	
0	0	0	0	0	0	0	0	= 80 h.

↑ C-I/O BSR ↓ port mode ↓ OIP. ↓ PRTFC' UP. ↓ prots mode ↓ QP OI/P ↓ RPTFC' Lower.

Read
it → out
As 10h A is used as an off port for 8255 in 8048


24 20
25
27
31
39

Interfacing of switches


↗ Interfacing of switches is carried out in two ways. $143 \rightarrow T$
 $1.8 \rightarrow ?$

- (i) by software
- (ii) by hardware.

i) software interfacing.



logic 1




for interfacing switches to the MP based systems, usually push button keys are used. These push button keys when pressed, bounces a few times, closing & opening the contacts before providing a steady state reading as shown in fig. Reading taken during bouncing period may be faulty. Therefore MP must wait until the key reach to a steady state, this is known as key debounce.

Key bounce using hardware

key position	a	b	y	c	d
initial position	0	0	0	0	0
at t = 0.1 ms	1	0	1	0	0
at t = 0.2 ms	0	1	0	1	0
at t = 0.3 ms	1	1	1	1	1
at t = 0.4 ms	0	0	0	0	0
at t = 0.5 ms	1	0	1	0	0
at t = 0.6 ms	0	1	0	1	0
at t = 0.7 ms	1	1	1	1	1
at t = 0.8 ms	0	0	0	0	0
at t = 0.9 ms	1	0	1	0	0
at t = 1.0 ms	0	1	0	1	0
at t = 1.1 ms	1	1	1	1	1

B/w A & B

No change y 1 no change.



The ckt consists of flip-flop.

The o/p of flip-flop shown is

logic 1 when key is at position 'A' (unpressed) and it is logic '0' when

key is at position B, it is important to note that when key is in b/w A & B,


o/p does not change, preventing bouncing of key

i.e. the o/p does not change during transition period, eliminating key debouncing.

Key de bouncing using Bo-Schott

In the software technique, when a key press is found, the MP counts for at least 10ms before it accepts the key as an I/P. This 10ms period is sufficient to settle key at steady state.

Flowchart



Software programme


START : IN AL, IN-PORT → Read key status,
CMP AL, FFh → check if key is one open.
JNZ START → If no, go to start otherwise continue
CALL DEBOUNCE-DELAY → call debounce delay.

AGAIN : IN AL, IN-PORT → Read key status.
CMP AL, FFh → check if any key is pressed.
JZ AGAIN → If no, goto AGAIN, otherwise continue.
CALL DEBOUNCE-DELAY → call debounce delay.

INI AL, IN-PORT → Get key code.
RET → Return from subroutine.

Interfacing diagram:

(2)



key	key code							
	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
K_1	1	1	1	1	1	1	1	0
K_2	1	1	1	1	1	1	1	0
K_3	1	1	1	1	1	1	0	1
K_4	1	1	1	1	0	1	1	1
K_5	1	1	1	0	1	1	1	1
K_6	1	1	0	1	1	1	1	1
K_7	1	0	1	1	1	1	1	1
K_8	0	1	1	1	1	1	1	1

Matrix Key board interface

To interface the large no. of keys matrix key board interface technique is used, to reduce the no. of lines required.

Ex:- Interfacing of 16 Key.

- * Normal approach
It requires 16 lines for the connection of key connection.
- * If we arrange it in matrix form
the no. of lines required are less to '8'.
4 lines for row connection
4 lines for column connection.

This type of arrangement is shown in fig.




fig shows the interfacing of matrix key board. It requires two ports, an i/p port & an o/p port. Rows are connected to the i/p port referred to as return lines, columns are connected to the o/p port referred to as scan lines.

- * When all keys are open, row and column do not have any connection.