*A Project Report on*

## IMPLEMENTATION OF 4-BIT RCA USING QUANTUM DOT CELLULAR AUTOMATA AND MENTOR GRAPHICS

*Submitted in partial fulfillment of the requirement for the award of degree of*

### BACHELOR OF TECHNOLOGY

**in**

### ELECTRONICS AND COMMUNICATION ENGINEERING

Submitted by

**D. HARSHA (20P31A04J4)**


**P. HARSHITHA (20P31A04J5)**

**V. DHANUPYA (20P31A04O1)**

**M. SHARAN TEJA (20P31A04L5)**

**Under the Esteemed Guidance of Mr. Anjaiah Talamala, M.Tech, (Ph.D)**

**Associate Professor**



### ADITYA COLLEGE OF ENGINEERING & TECHNOLOGY


**An AUTONOMOUS Institution**

***Approved by AICTE, Affiliated to JNTUK, Accredited by NBA, NAAC with “A+” Grade.***


***Recognized by UGC under the section 2(f) and 12(B) of the UGC act1956.***

***Aditya Nagar, ADB Road, Surampalem-533 437***

***(2023-2024)***



### Department of Electronics and Communication Engineering



**CERTIFICATE**

This is to certify that the project report entitled “**Implementation of 4-Bit RCA using Quantum Dot Cellular Automata and Mentor Graphics”** is being submitted by **D. Harsha (20P31A04J4), P. Harshitha (20P31A04J5), V. Dhanupya (20P31A04O1),** **M. Sharan Teja (20P31A04L5)** has been carried out in the partial fulfillment of the requirement for the award of the degree of **Bachelor of Technology** in **Electronics and Communication Engineering**, **Aditya College of Engineering & Technology**, Surampalem, affiliated to **JNTUK, Kakinada** is a record of bonafide work carried out by them under my guidance and supervision during the academic period 2023-2024.

**Project Guide Head of the Department**

**Mr. Anjaiah Talamala, M. Tech, (Ph.D) Dr.R.V.V.KRISHNA, M. Tech, (Ph.D)**

**Associate Professor Professor & HOD**

**Dept. of ECE Dept. of ECE**

**EXTERNAL EXAMINER**

## DECLARATION

We are here by declaring that the entire project work embodied in this dissertation entitled “**Implementation of 4-Bit RCA using Quantum Dot Cellular Automata and Mentor Graphics**” has been independently carried out by us. A superior knowledge, no part of this work has submitted for any degree in any institution, university and organization previously.

**Yours sincerely,**

D. HARSHA (20P31A04J4)

P. HARSHITHA (20P31A04J5)

V. DHANUPYA (20P31A04O1)

M. SHARAN TEJA (20P31A04L5)

## ACKNOWLEDGEMENT

It gives us immense pleasure to express a deep sense of gratitude to my guide **Mr. Anjaiah Talamala, M. Tech, (Ph.D),** Associate Professor, Department of ECE for whole hearted and invaluable guidance throughout the project. Without his sustained and sincere effort, this project work would not have taken this shape. He encouraged and helped us to overcome various difficulties that we have faced at various stages of our project work.

We would like to sincerely thank our Head of the department **Dr. R V V Krishna,**

**M. Tech; Ph.D,** for providing all the necessary facilities that led to the successful completion of our project work.

We would like to take this opportunity to thank our beloved Principal **Dr. Dola Sanjay S**, **M. Tech; Ph.D,** for providing all the necessary facilities and a great support to us in completing the project work.

We would like to thank **all the faculty members** and the **non-teaching staff** of the Department of Electronics and Communication Engineering for the indirect support for helping us in completion of this project work.


Finally, we would like to thank all our **friends** and **family members** for their continuous help and encouragement.

**D. HARSHA (20P31A04J4)**

**P. HARSHITHA (20P31A04J5)**

**V. DHANUPYA (20P31A04O1)**

**M. SHARAN TEJA (20P31A04L5)**



**INSTITUTE VISION AND MISSION**

## VISION:

To induce higher planes of learning by imparting technical education with


* International standards
* Applied research
* Creative Ability
* Value based instruction and to emerge as a premiere institute

## MISSION:

Achieving academic excellence by providing globally acceptable technical education by forecasting technology through

* Innovative Research and development
* Industry Institute Interaction
* Empowered Manpower






**DEPARTMENT VISION AND MISSION**

**Vision:** To emerge as a center of excellence in education and research

**Mission:**

* + To establish skill and learning centric infrastructure in thrust areas
  + To develop Robotics and IOT based infrastructure Laboratories
  + To organize events through industry institute collaborations and promote innovation
  + To disseminate knowledge through quality teaching learning process.





## PROGRAM EDUCATIONAL OBJECTIVES (PEOs)

**Program Name:** Bachelor of Technology (B. Tech) in Electronics and Communication Engineering.


**PEO1:** Graduates shall evolve into skilled professionals capable of handling interdisciplinary work atmosphere and excel in problem solving.

**PEO2:** Graduates shall inculcate the urge to progress in the chosen field of Electronics & Communication through higher education and research.

**PEO3:** Graduates shall ingrain professional values through Ethics based teaching learning process.

**PEO4:** Graduates shall exhibit leader ship skills and advance towards Entrepreneurship, Innovation and lifelong learning.






## PROGRAM SPECIFIC OUTCOMES (PSOs)

**Program Name:** Bachelor of Technology (B.Tech) in Electronics & Communication Engineering

**PSO1:** Industry ready in the arena of electronics & communication, VLSI, Robotics, Embedded Systems, IOT and allied fields.

**PSO2:** Acquire the required ability and knowledge to design, test, verify and develop innovative electronics projects through theoretical and laboratory practice.





## PROGRAM OUTCOMES (POs)

PO1. **Engineering Knowledge:** Apply the knowledge of mathematics, science, engineering fundamentals, and an engineering specialization to the solution of complex engineering problems

PO2. **Problem Analysis:** Identify, formulate, research literature, and analyze complex engineering problems reaching substantiated conclusions using first principles of mathematics, natural sciences, and engineering sciences.

PO3. **Design/Development of Solutions**: Design solutions for complex engineering problems and design system components or processes that meet the specified needs with appropriate consideration for the public health and safety, and the cultural, societal, and environmental considerations.

PO4. **Conduct Investigations of Complex Problems**: Use research-based knowledge and research methods including design of experiments, analysis and interpretation of data, and synthesis of the information to provide valid conclusions.

PO5. **Modern Tool Usage**: Create, select, and apply appropriate techniques, resources, and modern engineering and IT tools including prediction and modelling to complex engineering activities with an understanding of the limitations.

PO6. **The Engineer and Society:** Apply reasoning informed by the contextual knowledge to assess societal, health, safety, legal and cultural issues and the consequent responsibilities relevant to the professional engineering practice.

PO7. **Environment and Sustainability:** Understand the impact of the professional engineering solutions in societal and environmental contexts, and demonstrate the knowledge of, and need for sustainable development.

PO8. **Ethics**: Apply ethical principles and commit to professional ethics and responsibilities and norms of the engineering practice.

PO9. **Individual and Team Work:** Function effectively as an individual, and as a member or leader in diverse teams, and in multidisciplinary settings.

PO10. **Communication:** Communicate effectively on complex engineering activities with the engineering community and with society at large, such as, being able to comprehend and write effective reports and design documentation, make effective presentations, give and receive clear instructions.

PO11. **Project Management and Finance:** Demonstrate knowledge and understanding of the engineering and management principles and apply these to one’s own work, as a member and leader in a team, to manage projects and in multidisciplinary environments.

PO12. **Life-Long Learning:** Recognize the need for, and have the preparation and ability to engage in independent and life-long learning in the broadest context of technological change.

## CONTENT

**LIST OF FIGURES** 01

**ABSTRACT** 04

|  |  |
| --- | --- |
| **CHAPTER 1: INTRODUCTION** | 05 |
| * 1. VLSI   2. CMOS Technology   3. Mentor Graphics      1. Mentor Graphics Procedure | 05  05  08  08 |
| **CHAPTER 2: LITERATURE SURVEY** | 11 |
| **CHAPTER 3: QCA AND IT’S WORKING** | 18 |
| * 1. QCA Cells and it’s polarization   2. QCA Designer Tool   3. QCA Wire   4. Clocking in QCA   5. Basic QCA Gates | 18  20  21  23  24 |
| * + 1. Majority Voter Gate     2. Inverter | 24  25 |
| **CHAPTER 4: EXISTING METHOD**   * 1. Existing Technique   **CHAPTER 5: PROJECT IMPLEMENTATION**   * 1. AND gate   2. OR Gate   3. NOT Gate   4. NAND Gate   5. NOR Gate   6. XOR Gate   7. XNOR Gate   8. Proposed Technique      1. Full Adder using QCA and CMOS logic      2. Four-Bit Ripple Carry Adder using QCA and CMOS logic  |  |  | | --- | --- | | **CHAPTER 6: RESULT**  **CHAPTER 7: CONCLUSION**  **CHAPTER 8: REFERENCES** | 44  47  48 | | 26  26  29  29  30  31  32  33  34  35  36  37  40 |

## LIST OF FIGURES

**Figure no Title Page no**

|  |  |  |
| --- | --- | --- |
| Fig. 1.2.1 | CMOS inverter | 06 |
| Fig. 1.2.2 | AND gate | 07 |
| Fig. 1.2.3 | OR gate | 07 |
| Fig. 1.2.4 | XOR gate | 08 |
| Fig. 1.3.1 | Mentor Graphics | 09 |
| Fig. 2.1.1 | QCA cells | 11 |
| Fig. 2.1.2 | QCA wire | 12 |
| Fig. 2.1.3 | Logic 0 and Logic 1 | 13 |
| Fig. 2.1.4 | Clocking in QCA | 13 |
| Fig. 2.1.5 | Clock zones of QCA cells | 14 |
| Fig. 2.1.6 | QCA clocking | 14 |
| Fig. 2.1.7 | Majority voter gate | 15 |
| Fig. 2.2.1 | Design flow of QCA Designer | 16 |
| Fig. 2.2.2 | Interface of QCA Designer Tool | 16 |
| Fig. 2.2.3 | Simulation design in QCA tool | 17 |
| Fig. 3.1.1 | Block diagram of existing full adder circuit | 18 |
| Fig. 3.1.2 | Existing full adder circuit in QCA | 19 |
| Fig. 3.1.3 | Existing ripple carry adder circuit in QCA | 19 |
| Fig. 3.2.1 | Block diagram of proposed full adder circuit | 20 |
| Fig. 3.2.2 | Block diagram of proposed ripple carry adder circuit | 20 |
| Fig. 5.1.1 | Full adder schematic in Mentor Graphics | 23 |
| Fig. 5.1.2 | Block diagram of full adder in QCA | 23 |
| Fig. 5.1.3 | Full adder circuit in QCA | 24 |
| Fig. 5.2.1 | Symbol and truth table of AND gate | 25 |
| Fig. 5.2.2 | Implementation of AND gate using QCA | 25 |
| Fig. 5.3.1 | Symbol and truth table of OR gate | 25 |

|  |  |  |
| --- | --- | --- |
| Fig. 5.3.2 | Implementation of OR gate using QCA | 26 |
| Fig. 5.4.1 | Symbol and truth table of XOR gate | 26 |
| Fig. 5.4.2 | Implementation of XOR gate using QCA | 26 |
| Fig. 5.5.1 | RCA schematic in Mentor Graphics | 27 |
| Fig. 5.5.2 | Block diagram of 4-bit RCA in QCA | 27 |
| Fig. 5.5.3 | 4-bit RCA circuit in QCA | 28 |
| Fig. 6.1 | Full adder symbol in Mentor Graphics | 29 |
| Fig. 6.2 | Full adder test bench in Mentor Graphics | 29 |
| Fig. 6.3 | Ripple carry adder symbol in Mentor Graphics | 30 |
| Fig. 6.4 | Ripple carry adder test bench in Mentor Graphics | 30 |
| Fig. 6.5 | Output waveforms of 4-bit RCA using Mentor Graphics | 31 |
| Fig. 6.6 | Output waveforms of Full Adder using QCA | 33 |
| Fig. 6.7 | Output waveforms of 4-bit RCA using QCA | 34 |

|  |  |  |
| --- | --- | --- |
|  | **LIST OF TABLES** |  |
| **Table no** | **Title** | **Page no** |
| Table 5.1 | Truth table of full adder | 24 |
| Table 5.2 | Truth table of ripple carry adder | 28 |
| Table 7.1 | Comparison between parameters for full adder in Mentor Graphics and QCA | 43 |
| Table 7.2 | Comparison between parameters for ripple carry adder in Mentor Graphics and QCA | 43 |
| Table 7.3 | Comparison between existing and proposed circuits | 44 |

## ABSTRACT

QCA technology is a new platform, which is a transistor less and wire-less technology, hence it is one of the best alternatives to CMOS technology for developing low power and high- speed digital circuits at nano-scale level. The limitations of CMOS technology such as large number of transistors and wire connections in a small area was overcome by QCA technology. Therefore, we have chosen the QCA technology. Adder is a basic architecture in constructing all digital circuits. First, a full adder is designed in both QCA as well as Mentor Graphics which has improved performance in propagation delay and cell count. Then with the help of 4 full adders a 4-Bit Ripple Carry Adder is implemented in QCA and compared the results with the existing RCA in QCA. From the comparison, it is found that the proposed ripple carry adder has better performance than the existing adder circuits.

## CHAPTER – 1: INTRODUCTION

### VLSI (Very Large-Scale Integration):

Very large-scale integration (VLSI) is a technology that combines millions or billions of transistors onto a single integrated circuit (IC) chip. The term originated in the 1970s, along with other terms like "SSI" (small-scale integration) and "LSI" (large-scale), which are defined by the number of transistors or gates per IC. VLSI technology enables the creation of compact and complex ICs that can be used in a variety of applications, including: consumer electronics, computers, communication systems, medical devices, handheld devices, and supercomputers. In order to power new age technologies like AI/ML, IoT, AR/VR, cloud, etc., which are gradually replacing legacy technologies, it is necessary to design and produce extremely efficient and specialized chips.

A single chip can hold an ever-increasing number of transistors thanks to VLSI technology. The creation of transistors with smaller dimensions and better performance characteristics has been made possible by the development of semiconductor materials and manufacturing techniques. These advancements in [VLSI design](https://www.softnautics.com/vlsi-design-services/) has caused an ongoing rise in integration density, allowing for the creation of extremely sophisticated and complex electronic systems. As the number of transistors integrated on a chip increases, the processing power of electronic systems also improves significantly. With more transistors available, complex computations can be executed at a faster rate, enabling high- performance computing. As a result, disciplines like [artificial intelligence and machine](https://www.softnautics.com/ai-engineering-services/) [learning,](https://www.softnautics.com/ai-engineering-services/) data analytics, and scientific simulations have advanced significantly

### CMOS TECHNOLOGY:

Complementary Metal-Oxide-Semiconductor (CMOS) is a technology that uses a combination of metal, oxide, and semiconductor materials to create electronic circuits that are reliable and low-power. CMOS technology is used to manufacture computer processors, memory chips, and other digital devices. It helps regulate the flow of electricity through these components, which is important for their proper functioning.

CMOS technology is used in a wide range of digital circuits, including microprocessors, memory chips, and other digital logic circuits. It is also used in various applications, such as sensors, image processing, and wireless communications. CMOS

technology allows the on-chip integration of digital and analog functionalities. It uses complementary and symmetrical pairs of p-type and n-type metal-oxide semiconductor field-effect transistors (MOSFETs) for logic functions. MOSFETs act as amplifiers or switches that control the amount of electricity flowing between source and drain terminals, based on the amount of applied voltage. There are different logic families like RTL, DTL, TTL and MOS, ECL logic family. Some of them are already obsolete, and are not used in the design these days. While some of the logic families like TTL, ECL, MOS and CMOS logic families are quite popular and widely used in the digital circuits. In both NMOS and PMOS transistor, the voltage applied between the gate and source acts as a control voltage.




Fig 1.2.1: CMOS Inverter

CMOS based logic gates uses complementary pair of NMOS and PMOS transistors. When MOS transistors are used as logic gate then they are used as a switch. By controlling the gate to source voltage, PMOS and NMOS transistor can be used as a switch. And they can be used to design a logic gate. CMOS logic uses both NMOS and PMOS transistors. The PMOS transistors are used as pull-up network and NMOS transistors are used as pull- down network because of that, the static power consumption of the CMOS based logic gates and logic circuit is very low compared to the logic gates which is designed using only either NMOS or PMOS transistors.

By connecting the inverter at the output of the NAND gate, we can implement AND gate. The CMOS AND gate are shown below.




Fig 1.2.2: AND gate

Similarly, to implement the OR gate, just add the inverter at the output of the NOR gate. The CMOS OR gate is shown below.




Fig 1.2.3: OR gate




Fig 1.2.4: XOR gate

### MENTOR GRAPHICS:

Mentor Graphics is one of the vendors of VLSI design tools and a supplier of Electronic Design Automation (EDA) tools, providing software and hardware design solutions that enable companies to develop better electronic products faster and more cost- effectively.

**Mentor Graphics** was a US-based electronic design automation (EDA) which is used to design complex VLSI architectures

* This includes schematic entry tools for traditional designs and HDL (Hardware Description Language) entry tools for digital designs using languages like Verilog, VHDL, and System Verilog.
* Mentor Graphics offers synthesis tools that convert RTL (Register Transfer Level) descriptions of digital circuits into gate-level representations. This step optimizes the design for area, power, and timing constraints while preserving its functionality.
  + 1. **MENTOR GRAPHICS PROCEDURE:**

Mentor Graphics is a tool to run VLSI.

(130 size of transistor, channel length dist. between source to drain)

* + - 1. Open the tool, Right click open terminal CSH #csh

#source /home/Mentor\_Graphics/cshrc/ams\_2009.cshrc #dmgr\_ic




Fig 1.3.1: Interface of Mentor Graphics

* + - 1. Create a project:

Click on File, click on New and then click Project. Click on Browse, Up directory, click on /home and then go to work folder, give a file name of your choice. Then choose Library, next Browse, again up directory, /, home and then Mentor\_Graphics, go to FOUNDARY, GDK, Pyxis\_SPT\_HEP, ic\_reflibs and then tech\_libs, generic13 and finally OK.

* + - 1. Add standard libraries:

Select project and then right click to get the options, click new, library, name and ok. Select the library you have added in your new project and right click to click new, cell, experiment and ok. Now select a cell, right click to select new and then schematic and the experiment name and ok for the cell to be created.

* + - 1. Add an instance:
         * In order to add instance, click on add instance, then generic13, click symbols, go to nmos/pmos and then ok.
         * In order to add a wire, click add wire, which is in yellow colour.
         * In order to add sources and ground, click on library, then generic library and then pmos for Vdd and nmos for GND.
         * In order to add input and output ports, select port in, right click to select edit object, click NET, click ‘A’ and output to ‘Y’. Click view all for center alignment.
      2. Check and Save:

Click check and save, then schematic shows 0 errors and 0 warnings is there are no errors in the schematic. Check report and close.

* + - 1. Generating a symbol:

To generate a symbol, click add and generate symbol, choose the required shape as per the experiment and ok. Customize pin list, bubble at output, then experiment name and ok. Repeat the step 5 to check and save the symbol.

* + - 1. Test bench:

Test bench is used to simulate schematic and used for verifying results

Click Project Navigator, your library, new, cell, file name, ok. Click file name, right click for new schematic. Click Add instance, choose symbol, your library, cell, symbol, ok. Paste symbol, click ESC and double tap symbol and close it. Click library, source library, DC source and Schematic window, paste and ESC. Click library, generic library and add sources Vdd and Ground.

* + - 1. Edit the sources as per the requirements, for example: Mag 1V, then click edit object and 5V, ok.

Click Pattern, edit object and 8-bit pattern and enter 11010110, ok. Check & save as per step 5.

* + - 1. For Simulation mode:

Click on the green-colored triangle symbol, enter Simulation mode, ok. After entering into the simulation mode, it will not allow any new modifications in the test bench. Apply the required parameters for AC, DC, Transient outputs and the output waveforms can be obtained in EZ Waves, which is used for plotting latest waveforms.

## CHAPTER – 2: LITERATURE SURVEY

Alkaldy, Bagherzadeh, and Navi introduced a novel and robust single-layer wire crossing approach for exclusive XOR and sum of products logic design utilizing quantum-dot cellular automata (QCA) with 494 cells count and 0.68 area. This research addresses the challenge of implementing efficient wire crossing techniques in QCA- based logic circuits and contributes to the development of reliable and scalable QCA architectures for digital logic design. Also, this study highlights the ongoing efforts to optimize QCA-based systems for low-power and high-performance applications, laying the foundation for future advancements in nanotechnology.

Hashemi and Navi presented a novel and robust quantum-dot cellular automata (QCA) full-adder design with 442 cells count and 1 area. This research contributes to advancing the field of QCA-based arithmetic circuitry by introducing innovative approaches to full- adder implementation. By addressing the challenges of robustness and reliability in QCA circuits, their work paves the way for more practical and their study underscores the importance of developing reliable building blocks for QCA-based systems, highlighting the ongoing efforts to overcome technological limitations in nanoscale computing.

Hashemi, Tehrani, and Navi proposed an efficient full-adder design using quantum-dot cellular automata (QCA) with 308 cells and 0.29 area. This research contributes to the optimization of QCA-based arithmetic circuits, aiming to enhance their efficiency and reliability. By introducing novel techniques for full-adder implementation they address the growing demand for high-performance computing systems in the field of quantum computing. Their work underscores the significance of efficient circuit design methodologies in overcoming the inherent challenges of QCA technology.

La brado and Thapliyal investigated the design of adder and subtractor circuits within the framework of majority logic-based field-coupled QC Anano computing with 295 cells count and 0.3 area. Their work, contributes to advancing the field of quantum-dot cellular automata (QCA) by exploring novel computing paradigms. Their study underscores the ongoing exploration of alternative computing architectures beyond traditional CMOS technologies, highlighting the potential of QCA nano

computing for future computing applications.

Abedi, Jaberipur, and Sangsefidi proposed a coplanar full adder design in quantum-dot cellular automata (QCA) using clock zone-based crossover with 262 cells count and 0.34 area. This research contributes to advancing the field of QCA-based arithmetic circuitry by introducing innovative techniques for full adder implementation. By leveraging clock zone-based crossover, Abedi et al. aim to enhance the performance and scalability of QCA adders, addressing the growing demand for efficient computing architectures in nanotechnology-driven systems.

## CHAPTER – 3: QCA AND IT’S WORKING

QCA is a new platform which is wireless and transistor less technology, so it is also called as one of the alternatives to CMOS technology. QCA is used for implementing complex VLSI architecture and developing low-power, high speed digital circuits at nano- scale level compared to CMOS. The limitations of CMOS technology such as high integration density within small area due to large number of transistors and wire connections between them was overcome by QCA technology.

### QCA CELLS AND IT’S POLARIZATION:

In this technology, the binary information could be transmitted through Coulombic repulsion between the neighboring QCA cells. Here, the binary value 0 or 1 is encoded through the reconfigurations of electrons in the quantum dots of QCA cells.

Quantum Dot



Tunnel Junction

Electron

Polarization = 1



(Binary 1)

Polarization = -1

(Binary 0)

Fig 3.1.1: QCA cells

* If electron is in Clock-wise then it is Logic 1
* If electron is in Anti clock-wise then it is Logic 0

Depending upon the location of electron pair charge in the QCA cell, polarizations are represented by two ground state polarizations namely -1 for binary 0 and +1 for binary 1. These - 1 and +1 state polarizations are formulated as:

𝑝 =

[(𝑝1 + 𝑝3) − (𝑝2 + 𝑝4)]

𝑝1 + 𝑝2 + 𝑝3 + 𝑝4

QCA based circuits are constructed using QCA cells. The basic device consists of four quantum dots arranged in a square with two excess electrons that tend to repel each

other, resulting in two stable configurations. The square shape QCA cells comprises of

four quantum dots with two dots occupied by electrons. These electrons reside over in the diagonal corner of the cell due to Coulombic repulsion of force between them. Tunnelling of electrons between the quantum dots results in two polarized states. These states namely PL = −1 and PL = + 1 represents logic value ‘0’ and ‘1’. Wires in QCA, are constructed either using normal cell or rotated cell. Due to less complexity, normal cell as shown in are preferred over compared to rotated cell. The polarization state of cells gets changed when input is applied at one end of the wire.

Based on the polarization either logic ‘0’ or logic ‘1’ will be a transmitted horizontally or vertically. Quantum Dot Cellular Automata (QCA) is a classical digital device that represents data as charge configuration rather than charge flow. Data is passed in QCA by arranging electrons along diagonals with cells tending to assume the same configuration as their neighbors. The basic native gate in QCA is the majority gate, which has three inputs and one output.

#### Advantages of QCA over CMOS:

* Transistor-less, operates at nano-scale, high integration density, low power consumption.
* Switching frequency not limited like in CMOS.

### QCA DESIGNER TOOL:

QCA Designer is the product of an ongoing effort to create a rapid and accurate simulation and layout tool for quantum-dot cellular automata (QCA). QCA Designer is capable of simulating complex QCA circuits on most standard platforms. It is a software application used in the field of Qualitative Comparative Analysis (QCA). It helps researchers to analyze complex datasets and identify patterns and relationships among variables. Also, it is an advanced software application tailored specifically for Qualitative Comparative Analysis (QCA), a method widely used in social science research to analyze qualitative data. This tool provides researchers with a comprehensive platform to input their data, define conditions, and conduct analyses to uncover intricate patterns, configurations, and relationships among variables.

At its core, the QCA Designer tool allows researchers to systematically analyze how various combinations of conditions contribute to specific outcomes or phenomena of

interest. It enables users to specify the presence or absence of conditions across cases and systematically compare different configurations to identify which are associated with the outcome under study. One of the key advantages of the QCA Designer tool is its user- friendly interface, which simplifies the often-complex process of conducting QCA.




Fig 3.2.1: Design flow of QCA Designer

Researchers can easily input their data, define conditions using Boolean logic (such as AND, OR, and NOT), and visualize the results through intuitive graphs and diagrams. Moreover, the QCA Designer tool typically includes a range of analytical features to enhance the rigor and validity of the analysis. These may include checks for consistency and coverage of cases, sensitivity tests to assess the robustness of findings, and options for conducting subgroup analyses to explore variations across different contexts or groups.

uncover causal mechanisms, identify critical factors, and gain deeper insights into the complex relationships within their qualitative data. By providing a structured and

systematic approach to analysis, it enables researchers to generate nuanced and evidence- based explanations of social phenomena.




Fig 3.2.2: Interface of QCA Designer Tool



Fig 3.2.3: Simulation Design in QCA Tool

### QCA WIRE:

The QCA wire is the one of the most important part of the design.



Input cell Output Cell

Fig 3.3.1: QCA Wire

The wire is used for communication purpose, Same in QCA the wire is used for passing the input or output. The wire in QCA will be used for the passing of data. The data passing will play a major role because the input must be passed from one cell to another so that the circuit will work. The wire will pass the data from one cell to another cell. The cell will work by arranging the cells by each other in a line. The input is shown as an electron form the electron will decide the data whether it is 0 or 1 when the electron is clockwise then it is logic 0 and if the electron is anticlockwise then it is logic 1.





Fig 3.3.2: Logic 0 and Logic 1



### CLOCKING IN QCA:

Clocking in QCA is used to control the polarization state of cells and passing the data. Two ways of Clocking is performed: zone clocking and continuous clocking. There are four types of clock zones in QCA named as clock zone 0, clock zone 1, clock zone 2, and clock zone 3 whose phase differs by 90 °. The cells with identical color are assigned the same clocking zone. QCA will protect the design from delay so we use a clock. The clock will pass data from the small clock to the high clock condition.

* Clock 0 - Green
* Clock 1 - Violet
* Clock 2 - Blue (Lite)
* Clock 3 – White



Clock 0 Clock 1



Clock 2 Clock 3

Fig 3.4.1: Clocking in QCA

As shown in the figure there are four phases in QCA circuits namely switch, hold, and release and relax phase respectively. Four clocks are,

* Clock 0 is for “Switch”
* Clock 1 is for “Hold”
* Clock 2 is for “Release”
* Clock 3 is for “Relax”




Fig 3.4.2: Clock zones of QCA cells




Fig 3.4.3: QCA Clocking

### BASIC QCA GATES:

* + 1. **MAJORITY VOTER GATES:**

The majority voter (MV) gate is a basic logic element in QCA. It's a universal block in QCA technology that can form AND and OR gates. Designing the QCA circuit generally requires an Inverter, QCA wire and a three-input Majority Voter gate. The signal propagates in QCA wire as a result of the electricity inter linkage between cells. A Majority Voter gate has five cells. Among five, three cells work as input cells and one cell works as output cell as given in. The middle cell is called as device cell and its logic operation depend on logic of input cells.

* + QCA works based on majority gate
  + A majority gate consists of 5 cells
  + A cell consists of 4 Quantum dots
  + Where Orange color represents **Fixed polarization**
  + Blue color represents **Input**
  + Yellow color represents **Output**
  + If electron is in Clock-wise then it is Logic 1
  + If electron is in Anti clock-wise then it is Logic 0





A

Y

B

Fig 3.5.1.1: Majority voter gate

# A



B

C

Y

D

E




Fig 3.5.1.2: 5-input Majority Gate

* + 1. **INVERTER:**

Inverter is a circuit with one input whose output is high if the input is low and vice

versa. The not operation outputs an inverted version of the input. Hence, a not gate is also known as an inverter.

Out

# A



Fig 3.5.2.1: Inverter

## CHAPTER – 4: EXISTING METHOD

### EXISTING TECHNIQUE:

Actually, full adders and RCA circuits are fundamental units in logic circuits and digital arithmetic. RCA's layout is designed and implemented simply, but it is quite slow since each full adder has to wait for the calculated carry bit from the previous one. To overcome this problem, we can reduce the delay in RCAs by decreasing the delay of full adders.

The Existing method, Full adder using Quantum Dot Cellular Automata (QCA) which consists of three-input XOR gate and a three-input majority gates. Using this Full adder, higher adders like 4-bit RCA (Ripple Carry Adder) has been designed with the area of 0.208, cell count-262, Delay that has 1.75. An increase in the QCA cell count ends up in an increase of the area and delay of the design.




Fig 4.1.1: Block Diagram of Existing Full Adder Circuit

#### Disadvantages:

* + - Decreasing the amount of consumed space in RCA designed by QCA technology
    - Reducing the complexity and latency in RCA designed by QCA technology
    - Decreasing the number cells in RCA designed by QCA technology.

**Sum**

**A**

**B**

**Cin**

**Cout**

Fig 4.1.2: Existing Full Adder Circuit in QCA




Fig 4.1.3: Existing Ripple Carry Adder Circuit in QCA

## CHAPTER – 5: PROJECT IMPLEMENTATION

### AND GATE:

The AND gate is a basic digital logic gate that implements from mathematical logic - AND gate behaves according to the truth table. A HIGH output (1) results only if all the inputs to the AND gate are HIGH (1). If not all inputs to the AND gate are HIGH, LOW output results.





Fig 5.1.1: Symbol and Truth Table of AND Gate

-1.00

Out



# A



B



Fig 5.1.2: Implementation of AND Gate using QCA



Fig 5.1.3: Simulation results of AND Gate

### OR GATE:

The OR gate is a digital logic gate that implements logical disjunction. The OR gate outputs "true" if any of its inputs are "true" otherwise, it outputs "false". The input and output states are normally represented by different voltage levels.





Fig 5.2.1: Symbol and Truth Table of OR Gate

Out

1.00

A

B

Fig 5.2.2: Implementation of OR Gate using QCA




Fig 5.2.3: Simulation results of OR Gate

### NOT GATE:

A NOT gate, also known as an inverter, is a digital logic gate that outputs the opposite of its input signal. A NOT gate has one input and one output, and the output is the opposite of the input. For example, if the input is 1 (true), the output will be 0 (false), and vice versa.





Fig 5.3.1: Symbol and Truth Table of NOT Gate

Out

A

Fig 5.3.2: Implementation of NOT Gate using QCA





Fig 5.3.3: Simulation results of NOT Gate using QCA

### NAND GATE:

NAND gate is another type of universal logic gate used to perform logical operations. The NAND gate performs the inverted operation of the AND gate. NAND gate produces a low or logic 0 output only when it’s all inputs are high or logic 1.




Fig 5.4.1: Symbol and Truth Table of NAND Gate

Out

-1.00

A

B



 Fig 5.4.2: Implementation of NAND Gate using QCA

Fig 5.4.3: Simulation results of NAND Gate using QCA

### NOR GATE:

The NOR gate is a type of universal logic gate that can take two or more inputs but one output. It is basically a combination of two basic logic gates i.e., OR gate and NOT gate. A NOR gate gives a high or logic 1 output only when its all inputs are low or logic 0.




Fig 5.5.1: Symbol and Truth Table of NOR Gate

Out

1.00

A


B

Fig 5.5.2: Implementation of NOR Gate using QCA



Fig 5.5.3: Simulation results of NOR Gate using QCA

* 1. **XOR GATE:**

XOR gate is a digital logic gate that gives a true output when the number of true inputs is odd. An XOR gate implements an exclusive or () from mathematical logic; that is, a true output results if one, and only one, of the inputs to the gate is true.




Fig 5.6.1: Symbol and Truth Table of XOR Gate

Out

A

B

C



 Fig 5.6.2: Implementation of XOR Gate using QCA

Fig 5.6.3: Simulation results of XOR Gate using QCA

### XNOR GATE:

The XNOR gate is another type of special purpose logic gate used to implement **exclusive operation in digital circuits**. It is used to implement the Exclusive NOR operation in digital circuits. It is also called the Ex-NOR or Exclusive NOR gate.




Fig 5.7.1: Symbol and Truth Table of XNOR Gate

Out

A

B

C

 Fig 5.7.2: Implementation of XNOR Gate using QCA

Fig 5.7.3: Simulation results of XNOR Gate using QCA

* 1. **PROPOSED TECHNIQUE:**

We have proposed the 4-bit Ripple Carry Adder (RCA) with four full adders using Quantum Dot Cellular Automata (QCA) with less cell count and delay compared to the Existing Technique as shown below.

As we know that QCA is called as one of the alternatives of CMOS Technology for developing low-power, high speed digital circuits. To prove that QCA is one of the best tools compared to CMOS technology we have also implemented the 4bit Ripple carry Adder in Mentor graphics tool as well.

### FULL ADDER IMPLEMENTATION IN QCA:


Full Adder is the adder which adds three inputs and produces two outputs. The first two inputs are A and B and the third input is an input carry as C-IN. The output carry is designated as C-OUT and the normal output is designated as S which is SUM. It is a combinational logic circuit. Full adder is the basic element in performing all arithmetic and logical operations in ALU of a processor. Adder architecture is a basic architecture in constructing all digital circuits. Many computational blocks such as multipliers, arithmetic logic unit’s (ALU), shift registers are constructed using these adders in QCA technology.

Fig 5.8.1.1: Block Diagram of Proposed Full Adder Circuit

Adders are essential not only for addition, but also for subtraction, multiplication, and division. Addition is one of the fundamental arithmetic operations. A combinational circuit that performs addition of two bits is called a Half Adder.





One that performs addition of three bits is called a Full Adder. A new Full adder is proposed which is designed with minimum QCA cells compared to the existing designs. Also, a Ripple Carry Adder (RCA) is designed using a proposed Full adder which has improved performance in propagation delay and cell count. This adder architecture finds applications in designing all secured Nano-communication network.

Table 5.1: Truth Table of Full Adder



C

Co



SUM

Fig 5.8.1.2: Full Adder Circuit in QCA




Fig 5.8.1.3: Output waveforms of Full Adder using QCA

### RIPPLE CARRY IMPLEMENTATION IN QCA:

A structure of multiple full adders is cascaded in a manner to gives the results of the addition of an n bit binary sequence. This adder includes cascaded full adders in its structure so, the carry will be generated at every full adder stage in a ripple-carry adder circuit.

These carry output at each full adder stage is forwarded to its next full adder and there applied as a carry input to it. This process continues up to its last full adder stage. So, each carry output bit is rippled to the next stage of a full adder. By this reason, it is named as “RIPPLE CARRY ADDER”.




Fig 5.8.2.1: Block Diagram of 4-Bit RCA in QCA

In QCA, only few Ripple Carry Adders (RCA) are proposed. Also, a Ripple Carry Adder (RCA) is designed using a proposed Full adder which has improved performance in propagation delay and cell count. This adder architecture finds applications in designing all secured Nano-communication network. It describes the existing designed full adders and their limitations. Adder circuits are broadly employed in all digital computation systems.

An efficient 4-bit Ripple Carry Adder (RCA) is designed based on the proposed full adder connected in a way that allows addition of multiple-bit numbers that performs higher end addition in an effective way. A full adder can add one-bit numbers along with a carry bit and provides a sum bit and a carry bit as output. To add two four-bit numbers, you need four full adders, with each full adder adding two bits and the carry from the previous adder.

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
|  | **A** | | | | **B** | | | | **Sum** | | | | **Carry** |
| **Cin** | **A3** | **A2** | **A1** | **A0** | **B3** | **B2** | **B1** | **B0** | **S3** | **S2** | **S1** | **S0** | **Cout** |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Table 5.2: Truth Table of 4-bit Ripple Carry Adder





Fig 5.8.2.2: 4-Bit RCA Circuit in QCA






Fig 5.8.2.3: Output waveforms of 4- bit RCA using QCA

### FULL ADDER IMPLEMENTATION IN MENTOR GRAPHICS:

The symbols, test benches for the full adder and 4-bit ripple carry adder are as shown in the below figures:

* The full adder has 3 inputs, namely A, B and C and their outputs are SUM and CARRY. The mathematical equation used for the operation of full adder is:


SUM = A xor B xor C CARRY = AB + BC + AC


Fig 5.8.3.1: Full Adder Schematic in Mentor Graphics

Fig 5.8.3.2: Full Adder Symbol in Mentor Graphics




Fig 5.8.3.3: Full Adder Test Bench in Mentor Graphics

### RIPPLE CARRY ADDER IMPLEMENTATION IN MENTOR GRAPHICS:

* The 4 – bit ripple carry adder has:
  + It has 8 inputs, namely A1, A2, A3, A4 and B1, B2, B3, B4 and a carry input Cin.
  + It gives 4 outputs namely, S1, S2, S3, S4 and Cout
  + The 1st stage of the ripple carry adder takes A1, B1, Cin as inputs and produces output of S1 and intermediate carry.




Fig 5.8.4.1: RCA Schematic in Mentor Graphics




Fig 5.8.4.2: Ripple Carry Adder Symbol in Mentor Graphics




Fig 5.8.4.3: Ripple Carry Adder Test Bench in Mentor Graphics







Fig 5.8.4.4: Output waveforms of 4- bit RCA using Mentor Graphic

## CHAPTER – 6: RESULTS

The comparison between the adders in Mentor Graphics and Quantum Dot Cellular Automata (QCA) are tabulated below:

The table shows that the area of the full adder circuit in Mentor Graphics is 9 µ and the area in QCA Designer is 0.06 µ. The transistor count of full adder in Mentor Graphics is 28 whereas the cell count in QCA Designer is 39.

|  |  |  |
| --- | --- | --- |
| Parameters | Full Adder in Mentor Graphics | Full Adder in QCA |
| Area | 9 µ | 0.06 µ |
| Transistor Count/ Cell Count | 28 | 39 |

Table 6.1: Comparison between parameters for Full Adder in Mentor graphics & QCA

The table shows that the area of the 4-bit ripple carry adder circuit in Mentor Graphics is 34 µ and the area in QCA Designer is 0.34 µ. The transistor count of 4-bit ripple carry adder in Mentor Graphics is 112 whereas the cell count in QCA Designer is 208.

|  |  |  |
| --- | --- | --- |
| Parameters | RCA in Mentor Graphics | RCA in QCA |
| Area | 34 µ | 0.34 µ |
| Transistor Count/ Cell Count | 112 | 208 |

Table 6.2: Comparison between parameters for RCA in Mentor graphics & QCA

|  |  |  |  |
| --- | --- | --- | --- |
| Reference | Cell count | Area( μm2) | Delay |
| [1] | 494 | 0.68 | 4.25 |
| [2] | 442 | 1 | 2 |
| [3] | 308 | 0.29 | 2 |
| [4] | 295 | 0.3 | 1.5 |
| [5] | 262 | 0.34 | 1.75 |
| Proposed | 208 | 0.3 | 1.25 |

Table 6.3: Parameter comparison between existing and proposed methods

The table 6.3 shows the area covered, cell count and the delay of the existing circuits and the proposed circuits, they are listed to show that the proposed method is more efficient and faster than the existing circuits.

The comparison between the existing and proposed 4-bit ripple carry adder is tabulated below:

|  |  |  |
| --- | --- | --- |
|  | Existing Circuit | Proposed Circuit |
| Area | 0.34 µ | 0.30 µ |
| Cell Count | 262 | 208 |
| Delay | 1.75 | 1.25 |

Table 6.4: Comparison between Existing and Proposed Circuits

This table shows the comparison between the existing and proposed circuits, which includes parameters such as area, cell count and delay. The existing circuit has an area of 0.34 µ, 262 cell count and delay of 1.75 clock cycles, while the proposed circuit has area of 0.30 µ, 208 cells and delay of 1.25 clock cycles. Therefore, the proposed circuit has lesser area, cell count an ddelay when compared to the existing circuit.

Fig 6.1: Parameter comparison between existing and proposed methods

Fig 6.2: Parameter comparison between existing and proposed methods

Fig 6.3: Parameter comparison between existing and proposed methods

## CHAPTER – 7: CONCLUSION

The QCA architecture for 4-Bit Ripple Carry Adder is implemented over here with the help of proposed full adder architecture. The proposed adders have less delay, cell count and lesser area when compared to the existing adders.

QCA full adder circuit is proposed which is designed with minimum number of QCA cells. The proposed full adder requires only 39 QCA cells, an area of 0.06 μm2 to implement its function. Then an efficient 4-bit Ripple Carry Adder (RCA) is designed based on the proposed full adder that performs higher end addition in an effective way. Also, the simulation results shows that the proposed 4-bit Ripple Carry Adder (RC A) requires only 208 QCA cells, an area of 0.3 μm2 and delay of about 1.25 clock cycles to implement its function with enhanced performance in terms of delay, area and cell count. In future, high-speed adders which play an important role in multiplier designs could be designed and its computational performance could be improved further.

## CHAPTER - 8: REFERENCES

1. Y. Adelnia., A. Rezai, A novel adder circuit design in quantum-dot cellular automata technology, Int. J. Theor. Phys. (2018), doi:10.1007/s10773-018-3922-0.
2. H. Cho., E.E. Swartzlander, Adder designs and analyses for quantum-dot cellular automata, IEEE Trans. Nanotechnol. 6 (3) (May 2007), doi:10.1109/TNANO. 2007.894839.
3. T.N. Sasamal, A.K. Singh, U. Ghanekar, Efficient design of coplanar ripple carry adder in QCA, IET Circuits Devices Syst. 12 (5) (2018) 594–605 © The Institution of Engineering and Technology 2018.
4. Y.Z. Barughi, S.R. Heikalabad, A three-layer full adder/subtractor structure in quantum- dot cellular automata, Int. J. Theor. Phys. (2017), doi:10.1007/ s10773-017-3453-0.
5. R. Singhal, M. Perkowski: Comparative analysis of full adder custom design circuit using two regular structures in quantum-dot cellular automata (QCA). 2019 IEEE 49th International Symposium on Multiple-Valued Logic (ISMVL). DOI 10.1109/ISMVL.2019.00041
6. D. Abedi, G. Jaberipur, M. Sangsefidi, Coplanar full adder in quantum-dot cellular autsmatavia clock-zone based crossover, IEEE Trans. Nanotechnol. (2015), doi:10.1109/TNANO.2015.2409117.
7. M. Zahmatkesh., S. Tabrizchi, S. Mohammadyan, K. Navi, N. Bagherzadeh, Robust Coplanar full adder based on novel inverter in quantum cellular automata, Int. J. Theor. Phys. (2018), doi:10.1007/s10773-018-3961-6.
8. Y. Zhang., G. Xie, M. Sun, H. Lv, An efficient module for full adders in quantum-dot cellular automata, Int. J. Theor. Phys. (2018), doi:10.1007/ s10773-018-3820-5.
9. H. Rashidi, A. Rezai, High-performance full adder architecture in quantum-dot cellular automata, J. Eng. 2017 (7) (2017) 394–402, doi:10.1049/joe.2017.0223.
10. B. Yang., S. Afrooz, A new coplanar design of multiplier based on nanoscale quantum- dot cellular automata, Int. J. Theor. Phys. (2019), doi:10.1007/ s10773-019-04210-8.
11. H.R. Roshany, A. Rezai, Novel efficient circuit design for multilayer QCA RCA, Int.

J. Theor. Phys. (2019), doi:10.1007/s10773-019-04069-9.

1. M. Mosleh, A novel full adder/ subtractor in quantum-dot cellular automata, Int. J. Theor. Phys. (2018), doi:10.1007/s10773-018-3925-x.
2. M. Balali., A. Rezai, Design of low-complexity and high-speed coplanar four-bit ripple carry adder in QCA technology, Int. J. Theor. Phys. (2018), doi:10.1007/ s10773- 018-3720-

.

1. N. Kandasamy, F. Ahmad, N. Telagam, Shannon logic based novel QCA full adder design with energy dissipation analysis, Int. J. Theor. Phys. (2018), doi:10.1007/s10773- 018-3883-3.
2. C. Labrado., H. Thapliyal, Design of adder and subtractor circuits in majority logic- based field-coupled QCA nanocomputing, Electron. Lett. 52 (6) (17th March 2016) 464–

466.

1. K. Kim, K. Wu, R. Karri, the robust QCA adder designs using composable QCA building blocks, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 26 (1) (January 2007).
2. V. Pudi., K. Sridharan, Low complexity design of ripple carry and Brent–Kung adders in QCA, IEEE Trans. Nanotechnol. 11 (1) (JANUARY 2012).
3. S. Zoka, M. Gholami, A novel efcient full adder–subtractor in QCA Nanotechnology, Int. Nano Lett. (2018), doi:10.1007/s40089-018-0256-0.
4. K. Walus., T. J., Dysart, G.A. Jullien, A.R. Budiman, QCA designer: a rapid design and simulation tool for quantum-dot cellular automata, IEEE Trans. Nanotechnol. 3 (2004) 26–31.
5. S. Babaie, A. Sadoghifar., A.N. Bahar: Design of an efficient multilayer arithmetic logic unit in quantum-dot cellular automata (QCA). IEEE Trans. Circuits Syst. DOI 10.1109/TCSII.2018.2873797.