

# async\_4phase\_handshake\_master

## Description

Allows messages to be passed asynchronously from a master to a slave by using an alternating sequence of request (req) and acknowledgement (ack) levels.

State 1: ( $\sim$ req, $\sim$ ack) Master writes data to associated data bus

State 2: ( req, $\sim$ ack) Master asserts req

State 3: ( req, ack) Slave reads data from associated data bus

State 4: ( $\sim$ req, ack) Master deasserts req

## Verilog Template

```
async_4phase_handshake_master
async_4phase_handshake_master_inst (
    .ack(ack),          // input
    .busy(busy),        // output
    .req(req),          // output
    .reset(reset),      // input
    .strobe(strobe),    // input
);
```

## Specifications


### Inputs

- ack: ready signal from slave to master, deasserts the req output, higher priority than strobe
- reset: required to put core into known state
- strobe: asserts the req output, should be deasserted once busy is asserted, must be deasserted before busy is deasserted or else will start another transaction

### Outputs

- busy: indicates that the four-phase handshake is in operation, i.e. either req or ack is asserted
- req: request signal from master to slave, asserted when strobe is asserted and deasserted when ack is asserted

## Waveform



## Requirements

Language for Synthesis: Verilog 2001

Synthesis Tool: Xilinx XST 13.2

Language for Verification: Verilog 2001

Verification Tool: Xilinx ISIM 13.2

## References

[1] <http://www.cl.cam.ac.uk/~dig11/wwwhpr/fourphase/fourphase.html>

## Contact Info

Nathan Farrington

<http://nathanfarrington.com>