

sync_4phase_handshake_slave

Description

Allows messages to be passed synchronously from a master to a slave by using an alternating sequence of request (req) and acknowledgement (ack) levels.

State 1: (\sim req, \sim ack) Master writes data to associated data bus

State 2: (req, \sim ack) Master asserts req

State 3: (req, ack) Slave reads data from associated data bus

State 4: (\sim req, ack) Master deasserts req

Verilog Template

```
sync_4phase_handshake_slave
sync_4phase_handshake_slave_inst (
    .ack(ack),      // output
    .clear(clear),  // input
    .clk(clk),      // input
    .flag(flag),    // output
    .req(req)       // input
);
```

Specifications


Inputs

- clear: clears the flag and asserts ack, should be deasserted once flag is deasserted, must be deasserted before req is deasserted and then reasserted or else it will spuriously acknowledge a second transaction
- clk: clock for internal flip-flops
- req: request signal from master to slave

Outputs

- ack: acknowledgement signal from slave to master
- flag: indicates that a request from a master has arrived, cleared when clear is asserted

Waveform



Requirements

Language for Synthesis: Verilog 2001

Synthesis Tool: Xilinx XST 13.2

Language for Verification: Verilog 2001

Verification Tool: Xilinx ISIM 13.2

References

[1] <http://www.cl.cam.ac.uk/~djg11/wwwwhpr/fourphase/fourphase.html>

Contact Info

Nathan Farrington

<http://nathanfarrington.com>