


COUNTER AND LATCH ASYNCHRONOUS

Code :

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;
entity counter_synch is
Port (
clk,reset,up : in std_logic;
input_data: in std_logic_vector (7 downto 0);
counter_out : out std_logic_vector (7 downto 0)
);
end counter_synch;


architecture Behavioral of counter_synch is
signal temp : std_logic_vector (7 downto 0) := X"00";
begin
process(clk)
begin
if(reset = '1') then
temp <= X"00";
elsif(rising_edge(clk)) then
if( up = '1') then
temp <= temp +1;
else
temp <= temp -1;
end if;
end if;
end process;
counter_out <= temp;
end Behavioral;
```

RTL schematic:




Waveform:


Reset = '1' and clock = '0';




Reset = 0



Reset = 1 clock = 0;



Reset = '1';



SYNCHRONOUS

code :

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;
entity counter_synch is
Port (
clk,reset,up : in std_logic;
input_data: in std_logic_vector (7 downto 0);
counter_out : out std_logic_vector (7 downto 0)
);
end counter_synch;
```


```
architecture Behavioral of counter_asynch is
signal temp : std_logic_vector (7 downto 0) := X"00";
begin
process(clk)
begin
```

```

if(rising_edge(clk)) then
  if(reset = '1') then
    temp <= X"00";
  elsif( up = '1') then
    temp <= temp +1;
  else
    temp <= temp -1;
  end if;
end if;
end process;
counter_out <= temp;
end Behavioral;

```

RTL schematic:



Waveform:

Reset = '1' clock = enabled

behavioural_project - [C:/Simply_Embedded/behavioural_project/behavioural_project.xpr] - Vivado 2020.1

File Edit Flow Tools Reports Window Layout View Run Help Quick Access Implementation Complete

10 us

Flow Navigator

- Add Sources
- Language Templates
- IP Catalog
- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION**
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
 - Report Methodology
 - Report DRC
 - Schematic
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
- IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design

SIMULATION - Behavioral Simulation - Functional - sim_1 - counter_async

Scope Sources Objects Protocol Instance

Name Design_ Block T...
cou counter_a VHDL Ent

Name Value Data T...
clk 1 Logic
reset 0 Logic
up 1 Logic
input_data[7:0] UU Array
counter_out[7:0] e8 Array
temp[7:0] e8 Array

Go to Time 0

Name Value
clk 1
reset 0
up 1
input_data[7:0] UU
counter_out[7:0] e8
temp[7:0] e8

Tcl Console Messages Log

```

add_force (/counter_async/clk) -radix hex (1 0ns) -repeat_every 1000ps
add_force (/counter_async/reset) -radix hex (0 0ns)
add_force (/counter_async/up) -radix hex (1 0ns)
run 10 us

```

Go to Time 0

Sim Time: 11 us

Type here to search

Reset = '1' clock = disabled

behavioural_project - [C:/Simply_Embedded/behavioural_project/behavioural_project.xpr] - Vivado 2020.1

File Edit Flow Tools Reports Window Layout View Run Help Quick Access Implementation Complete

10 us

Flow Navigator

- Add Sources
- Language Templates
- IP Catalog
- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION**
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
 - Report Methodology
 - Report DRC
 - Schematic
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
- IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design

SIMULATION - Behavioral Simulation - Functional - sim_1 - counter_async

Scope Sources Objects Protocol Instance

Name Design_ Block T...
clk 1 Logic
reset 1 Logic
up 1 Logic
input_data[7:0] UU Array
counter_out[7:0] d0 Array
temp[7:0] d0 Array

Go to Time 0

Name Value
clk 1
reset 1
up 1
input_data[7:0] UU
counter_out[7:0] d0
temp[7:0] d0


Tcl Console Messages Log

Go to Time 0

Sim Time: 51 us

Type here to search

Reset = '1' clock = enabled



SR LATCH

Code:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity sr_latch is
    Port ( s,r,en : in STD_LOGIC;
          q,qbar : inout STD_LOGIC);
end sr_latch;
```

architecture Behavioral of sr_latch is

signal t1,t2 : std_logic;

begin

t1 <= r and en;


t2 <= s and en;

Q <= Qbar nor t1 after 2 ns;


Qbar <= Q nor t2 after 2 ns;

end Behavioral;

RTL schematic:



Waveform:



MUX 4 : 1

Code:

```
entity mux_41 is
Port (
a,b,c,d : in std_logic;
sel : in std_logic_vector (1 downto 0);
out_mux : out std_logic

);
end mux_41;
```

architecture Behavioral of mux_41 is

```
begin
process
begin
case(sel) is
when "00" =>out_mux <= a;
when "01" =>out_mux <= b;
when "10" =>out_mux <= c;
when "11" =>out_mux <= d;
when others => out_mux <= '0';
end case;
end process;
```

RTL schematic:

