Design of Full adder using IP

Code:

library IEEE;

use IEEE.STD_LOGIC_1164.ALL;

entity adder is

Port (a,b : in STD_LOGIC;

c,s: out STD_LOGIC);

end adder;

architecture Behavioral of adder is


begin

 $s \le a \times b$;

 $c \le a$ and b;

end Behavioral;

Circuit (IP): Full adder using Half adder and vector logic ip



Waveform:

