
COUNTER AND LATCH ASYNCHRONOUS

```
Code:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.std_logic_unsigned.all;
use ieee.numeric std.all;
entity counter_synch is
Port (
clk,reset,up : in std_logic;
input_data: in std_logic_vector (7 downto 0);
counter_out : out std_logic_vector (7 downto 0)
);
end counter_synch;
architecture Behavioral of counter_synch is
signal temp : std_logic_vector (7 downto 0) := X"00";
begin
process(clk)
begin
 if(reset = '1') then
   temp \leq X"00";
  elsif(rising_edge(clk)) then
   if( up = '1') then
   temp \le temp +1;
   else
    temp <= temp -1;
```

RTL schematic:


counter_out <= temp; end Behavioral;

end if; end if; end process;





Waveform:

Reset = '1' and clock = '0':




Reset = 0





Reset = '1';




SYNCHRONOUS

```
code:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;
entity counter_synch is
Port (
clk,reset,up: in std logic;
input_data: in std_logic_vector (7 downto 0);
counter_out : out std_logic_vector (7 downto 0)
 );
end counter_synch;
architecture Behavioral of counter_asynch is
signal temp : std_logic_vector (7 downto 0) := X"00";
begin
process(clk)
begin
```


```
if(rising_edge(clk)) then
  if(reset = '1') then
  temp <= X"00";
  elsif( up = '1') then
  temp <= temp +1;
  else
    temp <= temp -1;
  end if;
  end if;
end process;
counter_out <= temp;
end Behavioral;</pre>
```

RTL schematic:




Waveform:


Reset = '1' clock = enabled



Reset = '1' clock = disabled



Reset = '1' clock = enabled




SR LATCH

Code:


```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity sr_latch is
   Port ( s,r,en : in STD_LOGIC;
        q,qbar : inout STD_LOGIC);
end sr_latch;

architecture Behavioral of sr_latch is signal t1,t2 : std_logic;
begin
t1 <= r and en;
t2 <= s and en;
Q <= Qbar nor t1 after 2 ns;
Qbar <= Q nor t2 after 2 ns;
end Behavioral;
```

RTL schematic:



Waveform:



MUX 4:1

Code:

```
entity mux_41 is
Port (
a,b,c,d: in std_logic;
sel: in std_logic_vector (1 downto 0);
out_mux : out std_logic
);
end mux_41;
architecture Behavioral of mux_41 is
begin
process
begin
case(sel) is
when "00" =>out_mux <= a;
when "01" =>out_mux <= b;
when "10" =>out mux <= c;
when "11" =>out_mux <= d;
when others => out_mux <= '0';
end case;
end process;
```

RTL schematic:

