



ICE40HX4K FPGA: ADC capture > SDRAM buffer > FT232H upload. Bank3=ADC, Bank1=SDRAM data/ctrl, Bank0=SDRAM addr/misc, Bank2=FT232H

[illegible]

ANALOG FRONT END x2: BNC 1M Ω || ~14pF, /21 compensated divider (trim C20/C24 ~18pF w/ square wave), BAV99 clamp, 2-pole Sallen-Key buffer + FDA G=2 with Cf pole. FS=+/-10.5V, 3mV, 1.65MHz

