



# Gowin IP Core Generator

## User Guide

SUG284-1.8E,05/17/2019

**Copyright©2019 Guangdong Gowin Semiconductor Corporation. All Rights Reserved.**

No part of this document may be reproduced or transmitted in any form or by any denotes, electronic, mechanical, photocopying, recording or otherwise, without the prior written consent of GOWINSEMI.

**Disclaimer**

GOWINSEMI<sup>®</sup>, LittleBee<sup>®</sup>, Arora<sup>™</sup>, and the GOWINSEMI logos are trademarks of GOWINSEMI and are registered in China, the U.S. Patent and Trademark Office, and other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders, as described at [www.gowinsemi.com](http://www.gowinsemi.com). GOWINSEMI assumes no liability and provides no warranty (either expressed or implied) and is not responsible for any damage incurred to your hardware, software, data, or property resulting from usage of the materials or intellectual property except as outlined in the GOWINSEMI Terms and Conditions of Sale. All information in this document should be treated as preliminary. GOWINSEMI may make changes to this document at any time without prior notice. Anyone relying on this documentation should contact GOWINSEMI for the current documentation and errata.

## Revision History

Date	Version	Description
03/07/2017	1.0E	Initial version published.
01/30/2018	1.2E	<ul style="list-style-type: none"> <li>● GW1NR-4, GW1N-6, GW1N-9 and GW1NR-9 supported;</li> <li>● BSRAM updated;</li> <li>● DSP updated;</li> <li>● PLL updated;</li> <li>● User Flash updated;</li> </ul>
08/25/2018	1.3E	<ul style="list-style-type: none"> <li>● GW1N-2B, GW1N-4B, GW1N-6ES, GW1N-9ES, GW1NR-4B, GW1NR-9ES, GW1NS-2, GW1NS-2C supported;</li> <li>● IP DDR3 and DDR3 PHY supported;</li> <li>● PLL updated;</li> <li>● OSC updated;</li> <li>● User Flash updated;</li> <li>● Interface display optimized;</li> <li>● IP CORDIC, Complex Multiplier and DIVIDER added;</li> </ul>
10/26/2018	1.4E	<ul style="list-style-type: none"> <li>● GW1NZ-1 and GW1NSR-2C supported.</li> <li>● I3C and SPMI hardcore added.</li> </ul>
11/15/2018	1.5E	<ul style="list-style-type: none"> <li>● GW1NSR-2 supported;</li> <li>● GW1N-6ES, GW1NS-9ES and GW1NR-9ES removed;</li> </ul>
02/12/2019	1.6E	<ul style="list-style-type: none"> <li>● IP RiscV N25 and CAN added;</li> <li>● PSRAM, DDRx and MIPI updated.</li> </ul>
02/25/2019	1.7E	<ul style="list-style-type: none"> <li>● IP Basic FIR Filter, FD Adaptive Filter, Integer Multiply Divider, NLMS Adaptive Filter, XCORR and Triple Speed Ethernet MAC added;</li> <li>● Interface display optimized (Add to Current Project option removed)</li> </ul>
05/17/2019	1.8E	<ul style="list-style-type: none"> <li>● GW1N-1S supported;</li> <li>● IP PSRAM Memory Interface 2CH, Advanced FIR Filter, Gowin_EMPU_M1 and HyperRAM Memory Interface added;</li> <li>● Shadow Memory of Hard Module, including RAM16S, RAM16SDP and ROM16 added;</li> <li>● IP MIPI, DDR, DDR2, DDR3 and GOWIN_EMPU updated.</li> </ul>

# Contents

<b>Contents .....</b>	<b>i</b>
<b>List of Figures.....</b>	<b>iii</b>
<b>List of Table.....</b>	<b>vii</b>
<b>1 About This Guide.....</b>	<b>1</b>
1.1 Purpose .....	1
1.2 Supported Products .....	1
1.3 Related Documents .....	1
1.4 Terminology and Abbreviations.....	2
1.5 Support and Feedback .....	2
<b>2 Introduction.....</b>	<b>3</b>
<b>3 Usage.....</b>	<b>4</b>
3.1 Block Memory .....	9
3.1.1 SP .....	9
3.1.2 DP .....	15
3.1.3 SDP .....	20
3.1.4 ROM .....	26
3.2 DSP.....	31
3.2.1 ALU54 .....	31
3.2.2 MULT .....	37
3.2.3 MULTADDALU .....	42
3.2.4 MULTALU.....	48
3.2.5 PADD .....	54
3.3 CLOCK .....	60
3.3.1 PLL .....	60
3.3.2 DLL .....	70
3.3.3 OSC .....	75
3.4 User Flash .....	79
3.5 I3C .....	84
3.6 SPMI .....	91
3.7 Shadow Memory.....	98

3.7.1 RAM16S .....	98
3.7.2 RAM16SDP .....	103
3.7.3 ROM16 .....	108

# List of Figures

Figure 3-1 IP Core Generator Page.....	4
Figure3-2 Select Device.....	6
Figure3-3 IP Customization .....	7
Figure3-4 IP Customization of IPC File.....	8
Figure3-5 SP Summary Information .....	9
Figure3-6 IP Customization Window Structure of SP .....	10
Figure3-7 Language Drop-down List Box .....	10
Figure 3-8 Error Prompt .....	11
Figure3-9 Help .....	12
Figure3-10 Configured IP Customization.....	13
Figure3-11 SP Design File Instantiation.....	13
Figure 3-12 Instantiation Template File for the IP Design File .....	14
Figure3-13 SP IP Customization Set .....	14
Figure3-14 DP Summary Information .....	15
Figure3-15 IP Customization Window Structure of DP .....	16
Figure3-16 DP Configuration Error .....	17
Figure3-17 Help .....	17
Figure3-18 Configured IP Customization.....	18
Figure3-19 DP Design File Instantiation .....	19
Figure3-20 Instantiation Template File for the IP Design File .....	19
Figure3-21 DP IP Customization Setting .....	20
Figure3-22 SDP Summary Information.....	21
Figure3-23 IP Customization Window Structure of SDP .....	21
Figure3-24 SDP Configuration Error.....	22
Figure3-25 Help .....	23
Figure3-26 Configured IP Customization.....	24
Figure3-27 SDP Design File Instantiation.....	25
Figure3-28 Instantiation Template File for the IP Design File .....	25
Figure3-29 IP Customization of SDP Setting .....	26
Figure3-30 ROM Summary Information.....	27
Figure3-31 IP Customization Window Structure of SDP .....	27
Figure3-32 Help .....	28

Figure3-33 Configured IP Customization.....	29
Figure3-34 ROM Design File Instantiation.....	30
Figure3-35 Instantiation Template File for the IP Design File .....	30
Figure3-36 IP Customization of ROM Setting.....	31
Figure3-37 ALU54 Summary Information .....	32
Figure3-38 IP Customization Window Structure of ALU54 .....	32
Figure3-39 DSP Displaying in Grey .....	33
Figure3-40 Help .....	34
Figure3-41 Configured IP Customization.....	35
Figure3-42 ALU54 Design File Instantiation .....	36
Figure3-43 Instantiation Template File for the IP Design File .....	36
Figure3-44 ALU54 IP Customization Setting .....	37
Figure3-45 MULT Summary Information.....	38
Figure3-46 IP Customization Window Structure of MULT .....	38
Figure3-47 Help .....	40
Figure3-48 Configured IP Customization.....	41
Figure3-49 MULT Design File Instantiation.....	41
Figure3-50 Instantiation Template File for the IP Design File .....	42
Figure3-51 MULT IP Customization Setting.....	42
Figure3-52 MULTADDALU Summary Information .....	43
Figure3-53 IP Customization Window Structure of MULTADDALU .....	43
Figure3-54 Help .....	45
Figure3-55 Configured IP Customization.....	46
Figure3-56 MULTADDSSUM Design File Instantiation .....	47
Figure3-57 Instantiation Template File for the IP Design File .....	47
Figure3-58 MULTADDALU IP Customization Setting.....	48
Figure3-59 MULTALU Summary Infirmary .....	49
Figure3-60 IP Customization Window Structure of MULTALU .....	49
Figure3-61 Help .....	51
Figure3-62 Configured IP Customization.....	52
Figure3-63 MULTALU Design File Instantiation.....	53
Figure3-64 Instantiation Template File for the IP Design File .....	53
Figure3-65 MULTALU IP Customization Setting .....	54
Figure3-66 PADD Summary Information .....	55
Figure3-67 IP Customization Window Structure of PADD .....	55
Figure3-68 Help .....	57
Figure3-69 Configured IP Customization.....	58
Figure3-70 PADD Design File Instantiation .....	59
Figure3-71 Instantiation Template File for the IP Design File .....	59
Figure3-72 PADD IP Customization Setting .....	60

Figure3-73 PLL Summary Information .....	61
Figure3-74 IP Customization Window Structure of PLL .....	62
Figure3-75 Error - Illegal Configuration of CLKIN/CLKFB Divide Factor .....	65
Figure 3-76 Error - Illegal Configuration of CLKIN Divide Factor .....	65
Figure3-77 Error - Illegal Configuration of CLKOUTD .....	65
Figure3-78 Error - Unequal Frequency of CLKOUT .....	65
Figure3-79 Error - Unequal Frequency of CLKOUT .....	65
Figure3-80 Error - Illegal Configuration of VCO .....	66
Figure3-81 Info - Succeed .....	66
Figure3-82 Help .....	67
Figure3-83 Configured IP Customization .....	68
Figure3-84 PLL Design File Instantiation .....	69
Figure3-85 Instantiation Template File for the IP Design File .....	70
Figure3-86 PLL IP Customization Setting .....	70
Figure3-87 DLL Summary Information .....	71
Figure3-88 IP Customization Window Structure of DLL .....	71
Figure3-89 Help .....	72
Figure3-90 Configured IP Customization .....	73
Figure3-91 DLL Design File Instantiation .....	74
Figure3-92 Instantiation Template File for the IP Design File .....	74
Figure3-93 DLL IP Customization Setting .....	75
Figure3-94 OSC Summary Information .....	75
Figure3-95 IP Customization Window Structure of OSC .....	76
Figure3-96 Help .....	77
Figure3-97 Configured IP Customization .....	77
Figure3-98 OSC Design File Instantiation .....	78
Figure3-99 Instantiation Template File for the IP Design File .....	78
Figure3-100 OSC IP Customization Setting .....	78
Figure3-101 User Flash Summary Information .....	79
Figure3-102 IP Customization Window Structure of User Flash .....	80
Figure3-103 Help .....	81
Figure3-104 Configured IP Customization .....	82
Figure3-105 User Flash Design File Instantiation .....	83
Figure3-106 Instantiation Template File for the IP Design File .....	83
Figure3-107 IP Customization of User Flash Setting .....	84
Figure3-108 I3C SDR Summary Information .....	84
Figure3-109 IP Customization Window Structure of I3C .....	85
Figure3-110 Help .....	86
Figure3-112 Configured IP Customization .....	87
Figure3-113 I3C Design File Instantiation .....	88

---

Figure3-114 Instantiation Template File for the IP Design File .....	90
Figure3-115 I3C IP Customization Setting.....	91
Figure3-116 SPMI Summary Information.....	92
Figure3-117 IP Customization Window Structure of SPMI .....	92
Figure3-118 Help.....	94
Figure3-119 Configured IP Customization .....	95
Figure3-120 SPMI Design File Instantiation .....	96
Figure3-121 Instantiation Template File for the IP Design File .....	97
Figure3-122 SPMI IP Customization Setting .....	98
Figure3-123 Information Summary of RAM16S.....	99
Figure3-124 IP Customization of RAM16S .....	99
Figure3-125 Help .....	100
Figure3-126 Configured IP Customization.....	101
Figure3-127 RAM16S Design File Instantiation.....	102
Figure3-128 Instantiation Template File for the IP Design File .....	102
Figure3-129 RAM16S IP Customization Setting.....	103
Figure3-130 Information Summary of RAM16SDP.....	104
Figure3-131 IP Customization of RAM16SDP .....	104
Figure3-132 Help .....	105
Figure3-133 Configured IP Customization.....	106
Figure3-134 Instantiation RAM16SDP Design File.....	107
Figure3-135 Instantiation Template File for the IP Design File .....	107
Figure3-136 IP Customization of SDP .....	108
Figure3-137 Information Summary of ROM16.....	108
Figure3-138 IP Customization of ROM16 .....	109
Figure3-139 Help .....	110
Figure3-140 Configured IP Customization.....	111
Figure3-141 Instantiation ROM Design File.....	112
Figure3-142 Instantiation Template File for the IP Design File .....	112
Figure3-143 IP Customization of ROM16 .....	113

# List of Table

Table 1-1 Terminology and Abbreviations.....	2
--	---

# 1 About This Guide

## 1.1 Purpose

This manual provides an overview of how to use the IP Core Generator that forms part of the Gowin Yunyuan software. This generator is designed to help users complete complex designs with a more convenient way. Gowin Yunyuan software supports both Linux and Windows operating systems. The software screen shots and the supported products listed in this guide are based on the version Windows 1.9.1 Beta. As the software is subject to change without notice, some information may not remain relevant and may need to be adjusted according to the software that is in use.

## 1.2 Supported Products

The information presented in this guide applies to the following products:

1. GW1N series of FPGA products: GW1N-1, GW1N-2, GW1N-2B, GW1N-4, GW1N-4B, GW1N-6, GW1N-9 and GW1N-1S.
2. GW1NR series of FPGA products: GW1NR-4, GW1NR-4B, GW1NR-9
3. GW1NS series of FPGA products: GW1NS-2, GW1NS-2C;
4. GW2A series of FPGA products: GW2A-55 and GW2A-18;
5. GW2AR series of FPGA products: GW2AR-18.
6. GW1NZ series of FPGA products: GW1NZ-1
7. GW1NSR series of FPGA products: GW1NSR-2, GW1NSR-2C.

## 1.3 Related Documents

The latest user guides are available on GOWINSEMI Website. You can find the related documents at [www.gowinsemi.com](http://www.gowinsemi.com):

1. GW1N series FPGA Products Data Manual
2. GW1NR series FPGA Products Data Manual
3. GW1NS series of FPGA Products Data Sheet
4. GW2A series FPGA Products Data Maunal
5. GW2AR series FPGA Products Data Maual
6. GW1NZ series of FPGA Products Data Sheet
7. GW1NSR series of FPGA Products Data Sheet

## 1.4 Terminology and Abbreviations

Table 1-1 shows the abbreviations and terminology that is employed in this manual.

**Table 1-1 Terminology and Abbreviations**

Terminology and Abbreviations	Full Name
FPGA	Field Programmable Gate Array
IDE	Integrated Development Environment
IP Core	Intellectual Property Core
DP/DPX9	Dual Port
SP/SPX9	Single Port
SDP/SDPX9	Semi Dual Port
ROM/ROMX9	Read Only Memory
PADD	Pre-adder
MULT	Multiplier
PLL	Phase-locked Loop
DLL	Delay-locked Loop
OSC	Oscillator
SPMI	System Power Management Interface

## 1.5 Support and Feedback

Gowin Semiconductor provides customers with comprehensive technical support. If you have any questions, comments, or suggestions, please feel free to contact us directly by the following ways.

Website: [support@gowinsemi.com](mailto:support@gowinsemi.com)

E-mail:[support@gowinsemi.com](mailto:support@gowinsemi.com)

+Tel: +86 755 8262 0391

# 2 Introduction

The IP Core Generator that is available in the Gowin software is predominantly used to generate instantiation components and IPs that users can call to implement the required functions. They provide users with an convenient way to create complex designs. The IP Core Generator includes the Hard Module associated with primitives and the Soft IP Core associated with the reference designs.

# 3 Usage

Select "Tools > IP Core Generator" in the menu bar or tool bar  to open the IP Core Generator page, as shown in Figure 3-1.

This page includes two parts:


- The Hard Module associated with primitives;
- The Soft IP Core associated with the reference designs.


The Hard Module includes CLOCK, DSP, I3C, Memory, SPMI and User Flash, etc;


Soft IP Core includes CAN, DDRx, FIFO, HyperRAM, I3C, MIPI, Math, Microprocessor System, PSRAM, RAM Based Shift Register, SDRAM Controller and Triple Speed Ethernet MAC, etc.

This manual mainly provides an overview of how to use the Hard Module.

Figure 3-1 IP Core Generator Page








There are two icons at the top of the core generator page. One is for the target device, and is used to open the IP core configuration files.

- Target Device is to configure Device.

Click the right display box and "Select Device" pops up, as shown in Figure3-2.

The Device information can be modified through this window. The modified part will be displayed in the box on the right side of the Target Device. Double-click on a highlighted IP to open the IP Customization dialog box. The modified part will also appear in the "Target Device" display box in the File configuration window of the IP Customization dialog box.

Figure3-2 Select Device



After Device is selected, the IP Core Generator will automatically determine whether a specific module is supported or not based on the Device set.

- If supported, the module name is highlighted. Double-click to open the IP Customization configuration window. As shown in Figure3-3, users can configure IP through the IP Customization configuration window. After the configuration is completed, click OK to generate IP. The configuration interface of each IP will be introduced in each section of chapter 3.
- The IP Cores or modules that are displayed in grey are not supported. As shown in Figure3-3, GW1NR-9 does not support SPMI.  
"📁" can be used to open the configured IP core files. These can be edited according to the user requirements. Click the icon to open the "Select IP Config File" dialog box, and then select the IP Core Config file ".ipc". The "Customize IP" window opens for reconfiguration where the file path cannot be changed, as shown in Figure3-4.

Figure3-3 IP Customization





Figure3-4 IP Customization of IPC File




## 3.1 Block Memory

Currently, Block Memory (BSRAM) can be used to generate the following modules: Single Port (SP), Semi-dual Port (SDP), Dual Port (DP), and Read Only Memory (ROM).

### 3.1.1 SP


SP is a Single Port Block Memory that can be implemented by SP and SPX9. The maximum capacity of BSRAM varies according to the type of chip. Click "SP" on the IP Core Generator page. A brief introduction to the SP will be displayed on the right-hand side of the screen, as shown in Figure3-5.

Figure3-5 SP Summary Information



Double-click “SP”, and the “IP Customization” window pops up, as shown in Figure3-6. This displays the File configuration, Options configuration, port configuration diagram, and the “Help” button.


Figure3-6 IP Customization Window Structure of SP




### 1. File Configuration

- The file configuration mainly includes the basic information related to the SP instantiation file.
- Target Device: Display the configured device info.;
- Language: Hardware description language used to generate the IP Core files. Click the right drop-down list box to select the target language, including Verilog and VHDL, as shown in Figure3-7.
- Module Name: Name given to the generated IP Core module. Reedit the module name in the text box on the right side. The module name can not be the same as the primitive name. If it is the same, an error will prompt, indicating the module name is the same as primitive name, as shown in Figure 3-8.
- File Name: Name given to the generated IP Core. Enter the file name in the text box that is displayed on the right side.
- Create In: Path to the directory in which the generated IP files will be stored. Enter the target directory in the box on the right side or select the target directory using the option button that appears next to the text button.

Figure3-7 Language Drop-down List Box



**Figure 3-8 Error Prompt**

## 2. Options Configuration

- The Options configuration box is used for user-defined single-port block memory configuration information, as shown in Figure3-6.
- Width & Depth: Configure SP Address Depth and Data Width. If the configuration cannot be implemented by one module, multiple modules will be used to implement the current configuration.;
- Byte Enable is used to configure the use of Byte Enable. Check if the Data Width is equal to or greater than 9, and byte size can be 8 bits or 9 bits when using it;
- Resource Usage: Calculate and display the resource usage of Block Ram, DFF, LUT, and MUX for the current configuration;
- Read/Write Mode: Configures Read/Write mode.
- SP supports the following modes:
- Two Read modes: Bypass and Pipeline;
- Three Write modes: Normal, Write-Through, Read-before-Write.
- Reset Mode: Configure the reset mode of SP;
- Reset Mode can be synchronous or asynchronous.
- Initialization: Configure the INIT value of SP.
- Memory Initialization File: Allows you to select a memory initialization file (.mi) for the module. INIT value is written in the Initialization File in Binary or Hex formats.

### Note!

The Memory Initialization File can be written or generated by the menus "File->New->Memory File". For detailed instructions on how to generate the memory file and the associated file format, please refer to [Gowin Yunyuan Software User Guide](#).

## 3. Ports Configuration Diagram

- The ports configuration diagram displays the current IP Core configuration result. The Input/Output bit-width updates in real time based on the "Options" configuration, as shown in Figure3-6.
- "Address Depth" determines the bit-width of ad; "Data Width" determines the bit-width of din and dout.

## 4. Help

Click "Help" to open the IP Core configuration information, as shown in Figure3-9.

**Figure3-9 Help**

**Information**

Type:	SP
Vendor:	GOWIN Semiconductor
Summary:	B-SRAM can be configured as Single port Block SRAM. In this mode, the design supports different read and write data widths. It can be initialized by a memory initialization file. And also, it supports five working modes including two read modes (bypass and pipeline), and three write modes (normal, write-through, and read-before-write). The byte enable function is supported in this mode. In SP mode, the primitives SP and SPX9 can be used. The primitives support multiple data widths and address depths(Depth x width): SP--16Kx1, 8Kx2, 4Kx4, 2Kx8, 1Kx16, 512x32; SPX9--2Kx9, 1Kx18, 512x36.

**Options**

Option	Description
Width & Depth	<b>Address Depth</b> - Set the size of the address depth. <b>Data Width</b> - Set the size of the data width.
Read/Write Mode	<b>Read Mode</b> - Set whether the read mode is bypass mode or pipeline mode. <b>Write Mode</b> - Set the write mode as normal mode, write-through mode or read-before-write mode.
Byte Enable	<b>Byte Enable</b> - Set whether to use byte enable function or not. <b>Byte Size</b> - Set whether the byte size is 8bit or 9bit if the byte enable selected. <b>Note:</b> Assume that the data width is represented by Width. (1) If Width<=8, byte enable function is invalid; (2) If Width=9, only 8 bit is valid; (3) If Width>9, both 8 bit and 9 bit are valid.
Resource Usage	<b>Calculate</b> - Calculate the resource usage in the design and display results below. <b>Block Ram Usage</b> - Display the number of Block Ram used. <b>DFF Usage</b> - Display the number of DFF used. <b>LUT Usage</b> - Display the number of LUT used. <b>MUX Usage</b> - Display the number of MUX used.
Reset Mode	<b>Reset Mode</b> - Set whether the reset mode is synchronous mode or asynchronous mode.
Initialization	<b>Memory Initialization File</b> - Set the memory initialization file (.mi) path.

The Help page contains a general description of the IP Core, and a brief introduction to the "Options".

### IP Generation Files


As shown in Figure3-10, after customizing the IP, click "OK" to generate three files based on the "File Name":

- Design file for the Gowin primitive SP instantiation " gowin\_sp.v ";
- The instantiation template file for the IP design file " gowin\_sp\_tmp.v ";
- The configuration files for the Gowin Primitive SP instantiation " gowin\_sp.ipc ".

#### Note!

If VHDL is selected as the hardware description language, the first two files will be named with an .vhd suffix. Taking verilog for instance, the following sections introduce the generated files.

**Figure3-10 Configured IP Customization**



### SP Design File Instantiation

SP Design File Instantiation is a complete Verilog module. SP instantiation is generated according to the SP configuration that is displayed in the "IP Customization" window, as shown in Figure3-11.

**Figure3-11 SP Design File Instantiation**

```

module Gowin_SP (dout, clk, oce, ce, reset, wre, ad, din);
    output [0:0] dout;
    input clk;
    input oce;
    input ce;
    input reset;
    input wre;
    input [0:0] ad;
    input [0:0] din;

    wire gw_gnd;
    assign gw_gnd = 1'b0;

]SP bram_sp_0 (
    .DO(dout[0]),
    .CLK(clk),
    .OCE(oce),
    .CE(ce),
    .RESET(reset),
    .WRE(wre),
    .BLKSEL({gw_gnd, gw_gnd, gw_gnd}),
    .AD({gw_gnd, gw_gnd, gw_gnd, gw_gnd, gw_gnd, gw_gnd, gw_gnd, gw_gnd, gw_gnd, gw_gnd, ad[0]}),
    .DI(din[0])
);

defparam bram_sp_0.READ_MODE = 1'b0;
defparam bram_sp_0.WRITE_MODE = 2'b00;
defparam bram_sp_0.BIT_WIDTH = 1;
defparam bram_sp_0.BLK_SEL = 3'b000;
defparam bram_sp_0.RESET_MODE = "SYNC";

endmodule //Gowin_SP

```

## Instantiation Template File for the IP Design File

For efficiency purposes, the IP Core Generator generates the template file while generating the SP design file instantiation, as shown in Figure 3-12.

**Figure 3-12 Instantiation Template File for the IP Design File**


```
Gowin_SP your_instance_name(
    .dout(dout_o), //output [0:0] dout
    .clk(clk_i), //input clk
    .oce(oce_i), //input oce
    .ce(ce_i), //input ce
    .reset(reset_i), //input reset
    .wre(wre_i), //input wre
    .ad(ad_i), //input [0:0] ad
    .din(din_i) //input [0:0] din
);
```

## SP Generation Example

If user needs to generate a specific SP IP as follows: Width and Depth, 4096 x 4, Bypass read mode, Normal write mode and Synchronous. Take the GW1N-LV4LQFP144C6/I5 device for instance, the configuration page is as shown in Figure3-13. Select a memory initialization file (.mi) for the module as required, and then click "OK" to generate the customized SP IP design files.

The directory where the SP IP design file is generated is the path for "Create In" in the configuration interface.


**Figure3-13 SP IP Customization Set**



### 3.1.2 DP


DP is the Dual Port Block Memory, which can be implemented by DP and DPX9. The maximum capacity of BSRAM varies according to the type of chip. Click "DP" on the IP Core Generator page. A brief introduction to the DP will be displayed on the right of the screen, as shown in Figure3-14.

Figure3-14 DP Summary Information



Double-click on the "DP" to open the "IP Customization" window. This displays the file configuration, options configuration, port configuration diagram, and the “Help” button, as shown in Figure3-15.

Figure3-15 IP Customization Window Structure of DP



### 1. File Configuration

The File configuration window mainly includes the basic information related to the DP instantiation file, as shown in Figure3-15.

The DP file configuration is similar to that of SP. For the detailed configuration, please refer to [3.1Block Memory>3.1.1SP > File Configuration](#).

### 2. Options Configuration

The Options configuration box is used for user-defined dual port block memory configuration information, as shown in Figure3-15.

DP Options configuration is similar to that of SP. For the detailed configuration instructions, please refer to [3.1\\_Block Memory>3.1.1SP > Options Configuration](#).

Pay attention to the following before configuring the DP:


- The address depth, data width, and read/write mode of DP Port A and Port B can be configured independently.
- The address depth and data width of DP Port A and Port B must be equal because Port A and Port B read from or write to the same memory.
- The data width in the Memory initialization File should be consistent with the data width of the port specified in the "Dimension Match".

#### Note!

- If the address depth and data width of DP Port A and Port B are different, an error message will be displayed, as shown in Figure3-16.
- If the data width is different, the Init value of the generated DP instantiation is 0 by default, and an error message will be displayed:

Error (MG2105): Initial values' width is unequal to user's width.

**Figure3-16 DP Configuration Error**



### 3. Ports Configuration Diagram

- The ports configuration diagram displays the current IP Core configuration result. Input/Output bit-width updates in real time based on the "Options" configuration, as shown in Figure3-15.
- "Address Depth" of Port A and Port B determines the bit-width of ada and adb; "Data Width" determines the bit-width of dia/doa and dib/dob.

### 4. Help

Click "Help" to open the IP Core configuration information, as shown in Figure3-17.

**Figure3-17 Help**

**DP**

---

**Information**

Type:	DP
Vendor:	GOWIN Semiconductor
Summary:	<p>B-SRAM can be configured as Dual-port Block SRAM. In this mode, the design support different data widths. Both port A and port B can read or write. It can be initialized by a memory initialization file. And also, it supports five working modes including two read modes (bypass and pipeline), and three write modes (normal, write-through, and read-before-write). The byte enable function is supported in this mode.</p> <p>In DP mode, the primitives DP and DPX9 can be used. The primitives support multiple data widths and address depth (Depth x Width): DP--16Kx1, 8Kx2, 4Kx4, 2Kx8, 1Kx16; DPX9--2Kx9, 1Kx18.</p> <p>NOTE: The value of Depth*Width of port A must be the same as that of port B.</p>

**Options**

Option	Description
Port A	<b>Address Depth</b> - Set the size of the address depth.
	<b>Data Width</b> - Set the size of the Data width.
	<b>Read Mode</b> - Set whether the read mode is bypass mode or pipeline mode.
	<b>Write Mode</b> - Set the write mode as normal mode, write-through mode or read-before-write mode.
Port B	<b>Address Depth</b> - Set the size of the address depth.
	<b>Data Width</b> - Set the size of the Data width.
	<b>Read Mode</b> - Set whether the read mode is bypass mode or pipeline mode.
	<b>Write Mode</b> - Set the write mode as normal mode, write-through mode or read-before-write mode.
Byte Enable	<b>Byte Enable</b> - Set whether to use byte enable function or not.
	<b>Byte Size</b> - Set whether the byte size is 8bit or 9bit if the byte enable function is selected.
	<b>Note:</b> Assume that the data width is represented by Width. (1) If Width<=8, byte enable function is invalid; (2) If Width=9, only 8 bit is valid; (3) If Width>9, both 8 bit and 9 bit are valid.
Resource Usage	<b>Calculate</b> - Calculate the resource usage in the design and display results below.
	<b>Block Ram Usage</b> - Display the number of Block Ram used.
	<b>DFF Usage</b> - Display the number of DFF used.
	<b>LUT Usage</b> - Display the number of LUT used.
Reset Mode	<b>MUX Usage</b> - Display the number of MUX used.
	<b>Reset Mode</b> - Set whether the reset mode is synchronous mode or asynchronous mode.
Initialization	<b>Memory Initialization File</b> - Set the memory initialization file (.mi) path.
	<b>Dimension Match</b> - Set which port's dimensions the memory initialization file should conform to.

The Help page contains a general description of the IP Core, and a brief introduction to the "Options".


### IP Generation Files

As shown in Figure3-18, after customizing the IP, click "OK" to generate three files that are named after the "File Name" specified in the File configuration:

- The design file for the Gowin Primitive DP instantiation " gowin\_dp.v ";
- The instantiation template file for the IP design file " gowin\_dp\_tmp.v ";
- The configuration files for the Gowin Primitive DP instantiation " gowin\_dp.ipc ".

If VHDL is selected as the hardware description language, the first two files will be named with an .vhd suffix. Taking verilog for instance, the following sections introduce the generated files.

**Figure3-18 Configured IP Customization**



### DP Design File Instantiation

DP instantiation design file is a complete Verilog module. DP instantiation is generated according to the DP configuration that is displayed in the "IP Customization" window, as shown in Figure3-19.

### Figure3-19 DP Design File Instantiation

## Instantiation Template File for the IP Design File

For efficiency purposes, the IP Core Generator generates the template file while generating the DP design file instantiation, as shown in Figure3-20.

**Figure3-20 Instantiation Template File for the IP Design File**

```

Gowin_DP your_instance_name(
    .douta(douta_o), //output [0:0] douta
    .doutb(doutb_o), //output [0:0] doutb
    .clka(clka_i), //input clka
    .ocea(ocea_i), //input ocea
    .cea(cea_i), //input cea
    .reseta(reseta_i), //input reseta
    .wrea(wrea_i), //input wrea
    .clkb(clkb_i), //input clkb
    .oceb(oceb_i), //input oceb
    .ceb(ceb_i), //input ceb
    .resetb(resetb_i), //input resetb
    .wreb(wreb_i), //input wreb
    .ada(ada_i), //input [9:0] ada
    .dina(dina_i), //input [0:0] dina
    .adb(adb_i), //input [9:0] adb
    .dinb(dinb_i) //input [0:0] dinb
);


```

## DP Generation Example

If the user needs to generate a specific DP IP as follows: Width and Depth, 8192 x 2, Bypass read mode, Write-Through write mode and Synchronous. Take the GW1N-LV4LQ144C6/I5 device for instance. The configuration page is as shown in Figure3-21. Select a memory initialization file (.mi) for the module as required, and then click "OK" to generate the customized DP IP design files.

The directory where the DP IP design file is generated is the path for "Create In" In the configuration interface.


**Figure3-21 DP IP Customization Setting**



### 3.1.3 SDP


SDP is a Semi-dual Port Block Memory that can be implemented by SDP and SDPX9. The maximum capacity of BSRAM varies according to the type of chip. Click "SDP" on the IP Core Generator page. A brief introduction to the SDP will be displayed on the right of the screen, as shown in Figure3-22.

Figure3-22 SDP Summary Information



Double-click on the "SDP" to open the "IP Customization" window. This displays the file configuration, options configuration, port configuration diagram, and the "Help" button, as shown in Figure3-23.

Figure3-23 IP Customization Window Structure of SDP



## 1. File Configuration

File configuration mainly includes the basic information related to the SDP instantiation file, as shown in Figure3-23.

The SDP file configuration is similar to that of SP. For the detailed configuration instructions, please refer to [3.1Block Memory > 3.1.1SP> File Configuration](#).

## 2. Options Configuration


The Options configuration box is used for user-defined semi-dual port block memory configuration information, as shown in Figure3-23.

SDP options configuration is similar to that of SP. For the detailed configuration instructions, please refer to [3.1Block Memory > 3.1.1SP> Options Configuration](#).

### Note!

- SDP only supports Port A write operation and Port B read operation; Read Mode configuration box can configure Port B Read Mode to be Bypass or Pipeline;
- The address depth and data width of SDP Port A and Port B can be configured independently.
- The address depth and data width of SDP Port A and Port B must be equal because Port A and Port B read from or write to the same memory. If not, Error message as shown in Figure3-24 will pop up.
- The date width in Memory initialization File should be consistent with the data width of the port selected by "Dimension Match". If not, the Init. value of generated SDP instantiation is 0 by default, and Error message as follows will pop up: Error (MG2105): Initial value's width is unequal to user's width option.

Figure3-24 SDP Configuration Error



## 3. Ports Configuration Diagram

- Ports configuration diagram displays the current IP Core configuration result. Input/Output bit-width updates in real time based on the "Options" configuration, as shown in Figure3-23.
- Port A "Address Depth" determines the bit-width of ada, and Port A "Data Width" determines the bit-width of din; Port B "Address Depth" determines the bit-width of adb, and Port B "Data Width" determines the bit-width of dout.

## 4. Help

Click "Help" to open the IP Core configuration information, as shown in Figure3-25.

**Figure3-25 Help**

<b>SDP</b>	
<b>Information</b>	
Type:	SDP
Vendor:	GOWIN Semiconductor
Summary:	<p>B-SRAM can be configured as Semi dual-port Block SRAM. In this mode, the design supports different read and write data widths(port A for writing and port B for reading). It can be initialized by a memory initialization file. And also, it supports three working modes including two read modes (bypass and pipeline), and one write mode (normal). The byte enable function is supported in this mode.</p> <p>In SDP mode, the primitives SDP and SDPX9 can be used. The primitives support multiple data widths and address depths(Depth x width): SDP-16Kx1, 8Kx2, 4Kx4, 2Kx8, 1Kx16, 512x32; SDPX9-2Kx9, 1Kx18, 512x36.</p> <p>NOTE: The value of Depth*Width of port A must be the same as that of port B.</p>
<b>Options</b>	
Option	Description
Port A	<p><b>Address Depth</b> - Set the size of the address depth.</p> <p><b>Data Width</b> - Set the size of the Data width.</p>
Port B	<p><b>Address Depth</b> - Set the size of the address depth.</p> <p><b>Data Width</b> - Set the size of the Data width.</p> <p><b>Read Mode</b> - Set whether the read mode is bypass mode or pipeline mode.</p>
Byte Enable	<p><b>Byte Enable</b> - Set whether to use byte enable function or not.</p> <p><b>Byte Size</b> - Set whether the byte size is 8bit or 9bit if the byte enable checkbox selected.</p> <p><b>Note:</b> Assume that the data width is represented by Width. (1) If Width&lt;=8, byte enable function is invalid; (2) If Width=9, only 8 bit is valid; (3) If Width&gt;9, both 8 bit and 9 bit are valid.</p>
Resource Usage	<p><b>Calculate</b> - Calculate the resource usage in the design and display results below.</p> <p><b>Block Ram Usage</b> - Display the number of Block Ram used.</p> <p><b>DFF Usage</b> - Display the number of DFF used.</p> <p><b>LUT Usage</b> - Display the number of LUT used.</p> <p><b>MUX Usage</b> - Display the number of MUX used.</p>
Reset Mode	<b>Reset Mode</b> - Set whether the reset mode is synchronous mode or asynchronous mode.
Initialization	<p><b>Memory Initialization File</b> - Set the memory initialization file (.mi) path.</p> <p><b>Dimension Match</b> - Set which port's dimensions the memory initialization file should conform to.</p>

The Help page contains a general description of the IP Core, and a brief introduction to the "Options".


## IP Generation Files

As shown in Figure3-26, after customizing the IP, click "OK" to generate three files that are named after the "File Name" specified in the File configuration:

- The design file for the Gowin Primitive SDP instantiation " gowin\_sdp.v "
- The instantiation template file for the IP design file " gowin\_sdp\_tmp.v "
- The configu file for the Gowin Primitive SDP instantiation " gowin\_sdp.ipc ".

If VHDL is selected as the hardware description language, the first two files will be named with an .vhd suffix. Taking verilog for instance, the following sections introduce the generated files.

**Figure3-26 Configured IP Customization**



### SDP Design File Instantiation

SDP design file instantiation is a complete Verilog module. SDP instantiation is generated according to the SDP configuration that is displayed in the "IP Customization" window, as shown in Figure3-27.

#### Note!

Din/Dout data width of the generated SDP instantiation is consistent with that of the SDP configured in the "IP Customization" window.

**Figure3-27 SDP Design File Instantiation**

```

module Gowin_SDP (dout, clka, cea, reseta, wrea, clkb, ceb, resetb, wreb, oce, ada, din, adb);

    output [3:0] dout;
    input clka;
    input cea;
    input reseta;
    input wrea;
    input clkb;
    input ceb;
    input resetb;
    input wreb;
    input oce;
    input [7:0] ada;
    input [3:0] din;
    input [7:0] adb;

    wire gw_gnd;
    assign gw_gnd = 1'b0;

    SDP bram_sdپ_0 (
        .DO(dout[3:0]),
        .CLKA(clka),
        .CEA(cea),
        .RESETA(reseta),
        .WREA(wrea),
        .CLKB(clkb),
        .CEB(ceb),
        .RESETB(resetb),
        .WREB(wreb),
        .OCE(oce),
        .BLKSEL({gw_gnd,gw_gnd,gw_gnd}),
        .ADA({gw_gnd,gw_gnd,gw_gnd,gw_gnd,ada[7:0],gw_gnd,gw_gnd}),
        .DI(din[3:0]),
        .ADB({gw_gnd,gw_gnd,gw_gnd,gw_gnd,adb[7:0],gw_gnd,gw_gnd})
    );

    defparam bram_sdپ_0.READ_MODE = 1'b0;
    defparam bram_sdپ_0.BIT_WIDTH_0 = 4;
    defparam bram_sdپ_0.BIT_WIDTH_1 = 4;
    defparam bram_sdپ_0.BLK_SEL = 3'b000;
    defparam bram_sdپ_0.RESET_MODE = "SYNC";
endmodule //Gowin_SDP

```

**Instantiation Template File for the IP Design File**

For efficiency purposes, the IP Core Generator generates the template file while generating SDP design file instantiation, as shown in Figure3-28.

**Figure3-28 Instantiation Template File for the IP Design File**

```

Gowin_SDP your_instance_name(
    .dout(dout_o), //output [3:0] dout
    .clka(clka_i), //input clka
    .cea(cea_i), //input cea
    .reseta(reseta_i), //input reseta
    .wrea(wrea_i), //input wrea
    .clkb(clkb_i), //input clkb
    .ceb(ceb_i), //input ceb
    .resetb(resetb_i), //input resetb
    .wreb(wreb_i), //input wreb
    .oce(oce_i), //input oce
    .ada(ada_i), //input [7:0] ada
    .din(din_i), //input [3:0] din
    .adb(adb_i) //input [7:0] adb
);


```

## SDP Generation Example

If the user needs to generate a specific SDP IP as follows: Width and Depth, 512 x 32, Bypass read mode and Synchronous. Take the GW1N-LV4LQ144C6/I5 device for instance, the configuration page is as shown in Figure3-29. Select a memory initialization file (.mi) for the module as required, and then click "OK" to generate the customized SDP IP design files.

The directory where the SDP IP design file is generated is the path for "Create In" In the configuration interface.


**Figure3-29 IP Customization of SDP Setting**



## 3.1.4 ROM


ROM is the Read Only Memory, which can be implemented by ROM and ROMX9. The maximum capacity of BSRAM varies according to the type of chip Click the "ROM" on the IP Core Generator page. A brief introduction to the ROM will be displayed on the right of the screen, as shown in Figure3-30.

**Figure3-30 ROM Summary Information**



Double-click on the "DP" to open the "IP Customization" window. This displays File configuration, Options configuration, port configuration diagram, and the "Help" button, as shown in Figure3-31.

**Figure3-31 IP Customization Window Structure of SDP**



### 1. File Configuration

File configuration mainly includes the basic information related to the ROM instantiation file, as shown in Figure3-31.

ROM file configuration is similar to that of SP. For the detailed configuration instructions, please refer to [3.1Block Memory > 3.1.1SP> File Configuration](#).

## 2. Options Configuration

The Options configuration box is used for user-defined semi-dual port block memory configuration information, as shown in Figure3-31.

ROM Options configuration is similar to that of SP. For the detailed configuration instructions, please refer to [3.1Block Memory > 3.1.1SP> Options Configuration](#).

### Note!

- ROM only supports read operation; Read mode can be Bypass or Pipeline;
- The date width in Memory initialization File should be consistent with the data width configured. If not, the Init value of generated ROM instantiation is 0 by default, and Error message as follows will pop up:  
Error (MG2105): Initial values' width is unequal to user's width option.

## 3. Ports Configuration Diagram

Ports configuration diagram displays the current IP Core configuration result. Input/Output bit-width updates in real time based on the "Options" configuration, as shown in Figure3-31.

"Address Depth" determines the bit-width of ad; "Data Width" determines the bit-width of dout.

## 4. Help

Click "Help" to open the IP Core configuration information, as shown in Figure3-32.

**Figure3-32 Help**

<b>ROM</b>	
<b>Information</b>	
Type:	ROM
Vendor:	GOWIN Semiconductor
Summary:	B-SRAM can be configured as ROM. In this mode, the design supports different read data widths. It can be initialized by a memory initialization file, and also supports two read modes (bypass and pipeline).  In ROM mode, the primitives ROM and ROMX9 can be used. The primitives support multiple data widths and address depths (Depth x width). ROM--16Kx1, 8Kx2, 4Kx4, 2Kx8, 1Kx16, 512x32; ROMX9--2Kx9, 1Kx18, 512x36.
<b>Options</b>	
Option	Description
Width & Depth	<b>Address Depth</b> - Set the size of the address depth. <b>Data Width</b> - Set the size of the data width.
Read Mode	<b>Read Mode</b> - Set whether the read mode is bypass mode or pipeline mode.
Resources Usage	<b>Calculate</b> - Calculate the resource usage in the design and display results below. <b>Block Ram Usage</b> - Display the number of Block Ram used. <b>DFF Usage</b> - Display the number of DFF used. <b>LUT Usage</b> - Display the number of LUT used. <b>MUX Usage</b> - Display the number of MUX used.
Reset Mode	<b>Reset Mode</b> - Set whether the reset mode is synchronous or asynchronous.
Initialization	<b>Memory Initialization File</b> - Set the memory initialization file (.mi) path.

The Help page contains a general description of the IP Core, and a brief introduction to the "Options".

## IP Generation Files


As shown in Figure3-33, after customizing the IP, click "OK" to generate three files that are named after the "File Name" specified in the

### File configuration:

- The design file for the Gowin Primitive ROM instantiation " `gowin_rom.v` ";
- The instantiation template file for the IP design file " `gowin_rom_tmpl.v` ";
- The configuration files of Gowin Primitive ROM instantiation " `gowin_rom.ipc` ".

If VHDL is selected as the hardware description language, the first two files will be named with an `.vhd` suffix. Taking verilog for instance, the following sections introduce the generated files.

**Figure3-33 Configured IP Customization**



### ROM Design File Instantiation

ROM design file instantiation is a complete Verilog module. ROM instantiation is generated according to the ROM configuration that is displayed in the "IP Customization" window, as shown in Figure3-34.

#### Note!

Din/Dout data width of the generated ROM instantiation is consistent with that of the ROM configured in the "IP Customization" window.

**Figure3-34 ROM Design File Instantiation**

```

module Gowin_ROM (dout, clk, oce, ce, reset, wre, ad);

    output [0:0] dout;
    input clk;
    input oce;
    input ce;
    input reset;
    input wre;
    input [9:0] ad;

    wire gw_gnd;

    assign gw_gnd = 1'b0;

    ROM bram_rom_0 (
        .DO(dout[0]),
        .CLK(clk),
        .OCE(oce),
        .CE(ce),
        .RESET(reset),
        .WRE(wre),
        .BLKSEL({gw_gnd,gw_gnd,gw_gnd,gw_gnd}),
        .AD({gw_gnd,gw_gnd,gw_gnd,gw_gnd,ad[9:0]}))
    );

    defparam bram_rom_0.READ_MODE = 1'b0;
    defparam bram_rom_0.BIT_WIDTH = 1;
    defparam bram_rom_0.BLK_SEL = 3'b000;
    defparam bram_rom_0.RESET_MODE = "SYNC";

endmodule //Gowin_ROM

```

**Instantiation template file for the IP design file**

For efficiency purposes, the IP Core Generator generates the template file while generating ROM design file instantiation, as shown in Figure3-35.

**Figure3-35 Instantiation Template File for the IP Design File**

```

Gowin_ROM your_instance_name(
    .dout(dout_o), //output [0:0] dout
    .clk(clk_i), //input clk
    .oce(oce_i), //input oce
    .ce(ce_i), //input ce
    .reset(reset_i), //input reset
    .wre(wre_i), //input wre
    .ad(ad_i) //input [9:0] ad
);

```


**ROM Generation Example**

If the user needs to generate a specific ROM IP as follows: Width and Depth: 1024 x 16, Bypass read mode and Synchronous. Take the GW1N-LV4LQ144C6/I5 device for instance. The configuration page is as shown in Figure3-36. Select a memory initialization file (.mi) for the module as required, and then click "OK" to generate the customized ROM IP

design files.

The directory where the ROM IP design file is generated is the path for "Create In" In the configuration interface.

**Figure3-36 IP Customization of ROM Setting**




## 3.2 DSP

Currently, DSP module supports five Gowin devices generation:  
ALU54, MULT, MULTADDALU, MULTALU and PADD.

### 3.2.1 ALU54


ALU54 can be used to implement 54-bit arithmetic and logical operations. Click "ALU54" on the IP Core Generator page. A brief introduction to the ALU54 will be displayed on the right of the screen, as shown in Figure3-37.

**Figure3-37 ALU54 Summary Information**



On the IP Core Generator page, double-click "ALU54" to open the "IP Customization" window, as shown in Figure3-38. This displays file configuration, options configuration, the port configuration diagram, and the "Help" button.

**Figure3-38 IP Customization Window Structure of ALU54**



## 1. File Configuration


The file configuration mainly includes the basic information related to the ALU54 instantiation file, as shown in Figure3-38.

The ALU54 file configuration is similar to that of SP. For the detailed configuration instructions, please refer to [3.1Block Memory > 3.1.1SP> File Configuration](#).

**Note!**

If GW1N-1, which does not support DSP, is selected, “Options” configuration will be grayed-out and unavailable, as shown in Figure3-39.

**Figure3-39 DSP Displaying in Grey**



## 2. Options Configuration

Options configuration mainly includes configuration information related to the ALU54 instantiation file, as shown in Figure3-38.

- **ALU Mode Option:** Allows users to select the operation modes. The MULTADDALU can be configured to work in the following operation modes:
  - A + B;
  - A - B;
  - Accum + A + B;
  - Accum + A - B;
  - Accum - A + B;
  - Accum - A - B;
  - B + CASI;
  - Accum + B + CASI;
  - Accum - B + CASI;
  - A + B + CASI;
  - A - B + CASI;
- **Data Options:** Allows users to set data options. Configure ALU54 input data width. The data width of input port A/B can

be configured as 1-54 bit;

Output width adjusts automatically according to the input width;

Data Type: Can be set as signed or unsigned.

- Register Options: Allows users to set registers working mode.
  - Reset Mode: Sets whether the reset mode is synchronous or asynchronous;
  - Enable Input A Register: Allows users to enable or disable Input A register;
  - Enable Input B Register: Allows users to enable or disable Input B register;
  - Enable ACCLOAD Register: Allows users to enable or disable ACCLOAD register;
  - Enable Output Register: allows you to enable or disable Output register.

### 3. Ports Configuration Diagram

The ports configuration diagram displays the current IP core configuration result. The Input/Output bit-width updates in real time based on the "Options" configuration, as shown in Figure3-38.

### 4. Help

Click "Help" to open the IP Core configuration information, as shown in Figure3-40.

**Figure3-40 Help**

ALU54	
Information	
Type:	ALU54
Vendor:	GOWIN Semiconductor
Summary:	<p>Each gwDSP macro supports one flexible 54-bit ALU which provides robust extension to MULT part. The ALU54 can be used independently, and it can implement the following operation modes:</p> <ul style="list-style-type: none"> <li>• A + B</li> <li>• A - B</li> <li>• Accum + A + B</li> <li>• Accum + A - B</li> <li>• Accum - A + B</li> <li>• Accum - A - B</li> <li>• B + CASI</li> <li>• Accum + B + CASI</li> <li>• Accum - B + CASI</li> <li>• A + B + CASI</li> <li>• A - B + CASI</li> </ul>
Options	
Option	Description
ALU54 Mode Option	ALU54 Mode - Set one of the ALU54 operation modes.
Data Options	<p>Input A Width - Set the size of the first item in the ALU54.</p> <p>Input B Width - Set the size of the second item in the ALU54.</p> <p>Data Type - Set the data format of the inputs as signed or unsigned.</p>
Register Options	<p>Reset Mode - Set whether the reset mode is synchronous or asynchronous.</p> <p>Enable ... Register - Enable or disable registers. For example, if you choose Enable Input A Register, the input data will go through one register.</p>


## IP Generation Files

As shown in Figure3-41, after customizing the IP, click “OK” to generate three files that are named after the “File Name” specified in the File configuration:

- Design file for the Gowin Primitive ALU54 instantiation "gw\_alu54.v";
- The instantiation template file for the IP design file "gw\_alu54\_tmp.v";
- The config file for the Gowin Primitive ALU54 instantiation "gw\_alu54.ipc".

If VHDL is selected as the hardware description language, the first two files will be named with an .vhd suffix. Taking verilog for instance, the following sections introduce the generated files.

Figure3-41 Configured IP Customization



### ALU54 Design File Instantiation

ALU54 design file instantiation is a complete Verilog module. ALU54 instantiation is generated according to the ALU54 configuration specified in the "IP Customization" window, as shown in Figure3-42.

### Figure3-42 ALU54 Design File Instantiation

```

module GW_ALU54 (dout, caso, a, b, ce, clk, reset);

output [53:0] dout;
output [54:0] caso;
input [53:0] a;
input [53:0] b;
input ce;
input clk;
input reset;

wire gw_vcc;
wire gw_gnd;

assign gw_vcc = 1'b1;
assign gw_gnd = 1'b0;

ALU54D alu54d_inst (
    .DOUT(dout),
    .CASO(caso),
    .A(a),
    .B(b),
    .ASIGN(gw_vcc),
    .BSIGN(gw_vcc),
    .CASI({gw_gnd, gw_gnd, gw_gnd, gw_gnd, gw_gnd, gw_gnd, gw_gnd, gw_gnd, gw_gnd, gw_gnd}),
    .ACCLOAD(gw_gnd),
    .CE(ce),
    .CLK(clk),
    .RESET(reset)
);

defparam alu54d_inst.AREG = 1'b1;
defparam alu54d_inst.BREG = 1'b1;
defparam alu54d_inst.ASIGN_REG = 1'b0;
defparam alu54d_inst.BSIGN_REG = 1'b0;
defparam alu54d_inst.ACCLOAD_REG = 1'b0;
defparam alu54d_inst.OUT_REG = 1'b1;
defparam alu54d_inst.B_ADD_SUB = 1'b0;
defparam alu54d_inst.C_ADD_SUB = 1'b0;
defparam alu54d_inst.ALUD_MODE = 0;
defparam alu54d_inst.ALU_RESET_MODE = "SYNC";

endmodule //GW_ALU54

```

### Instantiation Template File for the IP Design File

For efficiency purposes, the IP Core Generator generates the template file while generating the ALU54 design file instantiation, as shown in Figure3-43.

Figure3-43 Instantiation Template File for the IP Design File

```

GW_ALU54 your_instance_name(
    .dout(dout_o), //output [53:0] dout
    .caso(caso_o), //output [54:0] caso
    .a(a_i), //input [53:0] a
    .b(b_i), //input [53:0] b
    .ce(ce_i), //input ce
    .clk(clk_i), //input clk
    .reset(reset_i) //input reset
);

```


### ALU54 Generation Example

If the user needs to generate a specific ALU54 IP with register as follows: Add operation, Addition of two 54-bit and Synchronous. Take the GW2A-LV55PG1156C8/I7 device for instance. The configuration page is as shown in Figure3-44. Click "OK" to generate the customized ALU54 IP

design files.

The directory where the ALU54 IP design file is generated is the path for "Create In" In the configuration interface.


Figure3-44 ALU54 IP Customization Setting



### 3.2.2 MULT


MULT can be configured as an multiplier. Click "MULT" on the IP Core Generator page. A brief introduction to the MULT will be displayed on the right of the screen, as shown in Figure3-45.

**Figure3-45 MULT Summary Information**



Double-click "MULT" to open the "IP Customization" window, as shown in Figure3-46. This displays the File configuration, Options configuration, port configuration diagram, and the "Help" button.

**Figure3-46 IP Customization Window Structure of MULT**



## 1. File Configuration

The file configuration mainly includes the basic information related to the MULT instantiation file, as shown in Figure3-46.

MULT file configuration is similar to that of SP. For the detailed configuration instructions, please refer to [3.1Block Memory > 3.1.1SP> File Configuration](#).

## 2. Options Configuration

Options configuration mainly includes configuration information related to the MULT instantiation file, as shown in Figure3-46.

- Data Options: Allows users to set data options.
  - The maximum data width of the input ports (Input A Width/ Input B Width) is 36;
  - Output width adjusts automatically according to input width and generates MULT9X9, MULT18X18, or MULT36X36 according to the width during the instantiation.
  - Input A/B can be set as Parallel, Shift, or Dynamic.
  - The data type can be configured as Unsigned or Signed.
- Shift Output Options: Allows users to select whether to enable shift out. This option can be set when both Input A Width and Input B Width are less than or equal to 18.

### Note!

If Either Input A Width or Input B Width is greater than 18, the Shift Output Options will be greyed out and cannot be configured.

- Register Options: The function and operation of the register options are the same as that of ALU54. Please refer to the Options Configuration section in [3.2.1ALU54](#) for further details.

## 3. Ports Configuration Diagram

The ports configuration diagram displays the current IP Core configuration result. The Input/Output bit-width updates in real time based on the "Options" configuration, as shown in Figure3-46.

## 4. Help

Click "Help" to open the IP Core configuration information, as shown in Figure3-47. The Help page contains a general description of the IP Core, and a brief introduction to the "Options".

**Figure3-47 Help**

<b>MULT</b>	
<b>Information</b>	
Type:	MULT
Vendor:	GOWIN Semiconductor
Summary:	Based on the needs of multiplication width, the multipliers can be configured as 9x9, 18x18, 36x18 or 36x36 mode. Each gwDSP macro can be configured as one of the three operation modes: one 36x18 multiplier, two 18x18 multipliers or four 9x9 multipliers.
<b>Options</b>	
Option	Description
Data Options	<b>Input A Width</b> - Set the size of the first item in the multiplication.
	<b>Input B Width</b> - Set the size of the second item in the multiplication.
	<b>Output Width</b> - Size of the output. The output size is the sum of the input A and input B bit sizes.
	<b>Source</b> - Set the source of the input A/B as Parallel or Shift.
Shift Output Options	<b>Data Type</b> - Set the data format of the inputs as signed or unsigned.
	<b>Enable Shift Output A</b> - Enable or disable the shift out port A of the multiplication.
	<b>Enable Shift Output B</b> - Enable or disable the shift out port B of the multiplication.
<b>Note:</b> If either of the A and B inputs is greater than 18 bits, the input and output shift options are not available.	
Register Options	<b>Reset Mode</b> - Set whether the reset mode is synchronous or asynchronous.
	<b>Enable ... Register</b> - Enable or disable registers. For example, if you choose Enable Input A Register, the input data will go through one register.

## IP Generation Files


As shown in Figure3-48, after customizing the IP, click “OK” to generate three files that are named after the "File Name" specified in the File configuration:

- The design file for the Gowin Primitive MULT instantiation "gw\_mult.v";
- The instantiation template file for the IP design file "gw\_mult\_tmp.v";
- The config file for the Gowin Primitive MULT instantiation "gw\_mult.ipc".

If VHDL is selected as the hardware description language, the first two files will be named with an .vhd suffix. Taking verilog for instance, the following sections introduce the generated files.

The "IP Customization" window is as shown in Figure3-48.

**Figure3-48 Configured IP Customization**



### Design File for the Gowin Primitive MULT Instantiation

MULT design file instantiation is a complete Verilog module. MULT instantiation is generated according to the MULT configuration that is displayed in the "IP Customization" window, as shown in Figure3-49.

**Figure3-49 MULT Design File Instantiation**

```
module GW_MULT (dout, a, b, ce, clk, reset);
output [35:0] dout;
input [17:0] a;
input [17:0] b;
input ce;
input clk;
input reset;

wire [17:0] soa_w;
wire [17:0] sob_w;
wire gw_vcc;
wire gw_gnd;

assign gw_vcc = 1'b1;
assign gw_gnd = 1'b0;

MULT18X18 mult18x18_inst (
    .DOU(dout),
    .SOA(soa_w),
    .SOB(sob_w),
    .A(a),
    .B(b),
    .ASIGN(gw_vcc),
    .BSIGN(gw_vcc),
    .SIA(gw_gnd, gw_gnd, gw_gnd),
    .SIB(gw_gnd, gw_gnd, gw_gnd),
    .CE,
    .CLK(clk),
    .RESET(reset),
    .ASEL(gw_gnd),
    .BSEL(gw_gnd)
);

defparam mult18x18_inst.AREG = 1'b1;
defparam mult18x18_inst.BREG = 1'b1;
defparam mult18x18_inst.OUT_REG = 1'b1;
defparam mult18x18_inst.PIPE_REG = 1'b0;
defparam mult18x18_inst.ASIGN_REG = 1'b0;
defparam mult18x18_inst.BSIGN_REG = 1'b0;
defparam mult18x18_inst.SOA_REG = 1'b0;
defparam mult18x18_inst.MULT_RESET_MODE = "SYNC";
endmodule //GW_MULT
```

### Instantiation Template File for the IP Design File

For efficiency purposes, the IP Core Generator generates the template file while generating the PADD design file instantiation, as shown in Figure3-50.

Figure3-50 Instantiation Template File for the IP Design File


```
GW_MULT your_instance_name(
    .dout(dout_o), //output [35:0] dout
    .a(a_i), //input [17:0] a
    .b(b_i), //input [17:0] b
    .ce(ce_i), //input ce
    .clk(clk_i), //input clk
    .reset(reset_i) //input reset
);
```

### MULT Generation Example

If the user needs to generate a specific MULT IP as follows: 9-bit signed multiplier, Bypass mode. Take the GW2A-LV55PG1156C8/I7 device for instance. The configuration page is as shown in Figure3-51. Click "OK" to generate the customized MULT IP design files.

The directory where the MULT IP design file is generated is the path for "Create In" In the configuration interface.


Figure3-51 MULT IP Customization Setting



### 3.2.3 MULTADDALU


Each DSP macro can implement the sum of two 18x18 multipliers. Click "MULTADDALU" in the IP Core Generator page. A brief introduction to the MULTADDALU will be displayed on the right of the screen, as shown in Figure3-52.

Figure3-52 MULTADDALU Summary Information



Double-click on the "MULTADDALU" to open the "IP Customization" window. This displays the file configuration, options configuration, port configuration diagram, and the "Help" button, as shown in Figure3-53.

Figure3-53 IP Customization Window Structure of MULTADDALU



## 1. File Configuration

The file configuration mainly includes the basic information related to the MULTADDALU instantiation file, as shown in Figure3-53.

The MULTADDALU file configuration is similar to that of SP. For the detailed configuration instructions, please refer to [3.1 Block Memory > 3.1.1SP> File Configuration](#).

## 2. Options Configuration

Options configuration mainly includes configuration information related to the MULTADDALU instantiation file, as shown in Figure3-53.

- MULTADDALU Mode Option: Allows users to select the operation modes. The MULTADDALU can be configured to work in the following operation modes:
  - $A0*B0 + A1*B1$
  - $A0*B0 - A1*B1$
  - $A0*B0 + A1*B1 + C$
  - $A0*B0 + A1*B1 - C$
  - $A0*B0 - A1*B1 + C$
  - $A0*B0 - A1*B1 - C$
  - Accum +  $A0*B0 + A1*B1$
  - Accum +  $A0*B0 - A1*B1$
  - $A0*B0 + A1*B1 + CASI$
  - $A0*B0 - A1*B1 + CASI;$
- The configuration of MULTADDALU Data Options and Register Options is similar to that of MULT. For the detailed configuration instructions, please refer to [and 3.2.2MULT](#).

## 3. Ports Configuration Diagram

The ports configuration diagram displays the current IP Core configuration result. The Input/Output bit-width updates in real time based on "Data Options" and "Register Options" configuration, as shown in Figure3-53.

## 4. Help

Click "Help" to open the IP Core configuration information, as shown in Figure3-54.

**Figure3-54 Help**

<b>MULTADDALU</b>	
<b>Information</b>	
Type:	MULTADDALU
Vendor:	GOWIN Semiconductor
Summary:	<p>Each gwDSP macro can implement the sum of two 18x18 multipliers. The alu two-18x18 mode can be composed of two 18x18 multipliers and one ALU. The MULTADDALU can be configured to work in the following operation modes:</p> <ul style="list-style-type: none"> <li>• A0*B0 + A1*B1</li> <li>• A0*B0 - A1*B1</li> <li>• A0*B0 + A1*B1 + C</li> <li>• A0*B0 + A1*B1 - C</li> <li>• A0*B0 - A1*B1 + C</li> <li>• A0*B0 - A1*B1 - C</li> <li>• Accum + A0*B0 + A1*B1</li> <li>• Accum + A0*B0 - A1*B1</li> <li>• A0*B0 + A1*B1 + CASI</li> <li>• A0*B0 - A1*B1 + CASI</li> </ul>
<b>Options</b>	
Option	Description
MULTADDALU Mode Option	<b>MULTADDALU Mode</b> - Set one of the MULTADDALU operation modes.
Shift Output Options	<b>Enable Shift Output A</b> - Enable or disable the shift out port A of the DSP. <b>Enable Shift Output B</b> - Enable or disable the shift out port B of the DSP.
Data Options	<b>Input A0 Width</b> - Set the size of the first item in the first multiplication. <b>Input B0 Width</b> - Set the size of the second item in the first multiplication. <b>Input A1 Width</b> - Set the size of the first item in the second multiplication. <b>Input B1 width</b> - Set the size of the second item in the second multiplication. <b>Input C width</b> - Set the size of input C. <b>Source</b> - Set the source of the input A0/B0/A1/B1 as Parallel or Shift. <b>Data Type</b> - Set the data format of the input A0/B0/A1/B1 as signed or unsigned.
Register Options	<b>Reset Mode</b> - Set whether the reset mode is synchronous or asynchronous. <b>Enable ... Register</b> - Enable or disable registers. For example, if you choose Enable Input A0 Register, the input data will go through one register.

The Help page contains the IP Core general description, and a brief introduction to the "Data Options" and "Register Options".


## IP Generation Files

As shown in Figure3-55, after customizing the IP, click "OK" to generate three files that are named after the "File Name" specified in the File configuration:

- The design file for the Gowin Primitive MULTADDALU instantiation "gw\_multaddalu.v";
- The Instantiation template file for the IP design file "gw\_multaddalu\_tmp.v";
- The configuration files for the Gowin Primitive SP instantiation "gw\_multaddalu.ipc".

If VHDL is selected as the hardware description language, the first two files will be named with an .vhd suffix. Taking verilog for instance, the following sections introduce the generated files.

**Figure3-55 Configured IP Customization**



### Design File for the Gowin Primitive MULTADDALU Instantiation

MULTADDALU design file instantiation is a complete Verilog module. MULTADDALU instantiation is generated according to the MULTADDALU configuration that is displayed in the "IP Customization" window, as shown in Figure3-56.

**Figure3-56 MULTADDALU Design File Instantiation**

```

module GW_MULTADDALU (dout, caso, a0, b0, a1, b1, ce, clk, reset);
output [36:0] dout;
output [54:0] caso;
input [17:0] a0;
input [17:0] b0;
input [17:0] a1;
input [17:0] b1;
input ce;
input clk;
input reset;

wire [16:0] dout_w;
wire [17:0] sea_w;
wire [17:0] sob_w;
wire gw_vcc;
wire gw_gnd;

assign gw_vcc = 1'b1;
assign gw_gnd = 1'b0;

MULTADDALU18X18 multaddalu18x18_inst (
    .DOUT(dout_w[16:0],dout[36:0]),
    .CASO(caso),
    .SOA(sea_w),
    .SOB(sob_w),
    .C({gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd}),
    .A0(a0),
    .B0(b0),
    .A1(a1),
    .B1(b1),
    .ASIGN({gw_vcc,gw_vcc}),
    .BSIGN({gw_vcc,gw_vcc}),
    .CASI({gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd}),
    .ACCLOAD(gw_gnd),
    .SIA({gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd}),
    .SIB({gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd}),
    .CE(ce),
    .CLK(clk),
    .RESET(reset),
    .ASEL({gw_gnd,gw_gnd}),
    .BSEL({gw_gnd,gw_gnd})
);

defparam multaddalu18x18_inst.AOREG = 1'b1;
defparam multaddalu18x18_inst.BOREG = 1'b1;
defparam multaddalu18x18_inst.AIREG = 1'b1;
defparam multaddalu18x18_inst.BIREG = 1'b1;
defparam multaddalu18x18_inst.CREG = 1'b0;
defparam multaddalu18x18_inst.PIPE0_REG = 1'b0;
defparam multaddalu18x18_inst.PIPE1_REG = 1'b0;
defparam multaddalu18x18_inst.OFF_REG = 1'b1;
defparam multaddalu18x18_inst.ASIGN0_REG = 1'b0;
defparam multaddalu18x18_inst.ASIGN1_REG = 1'b0;
defparam multaddalu18x18_inst.ACCLOAD_REG0 = 1'b0;
defparam multaddalu18x18_inst.ACCLOAD_REG1 = 1'b0;
defparam multaddalu18x18_inst.BSIGN0_REG = 1'b0;
defparam multaddalu18x18_inst.BSIGN1_REG = 1'b0;
defparam multaddalu18x18_inst.SOA_REG = 1'b0;
defparam multaddalu18x18_inst.B_ADD_SUM = 1'b0;
defparam multaddalu18x18_inst.C_ADD_SUM = 1'b0;
defparam multaddalu18x18_inst.MULTADDALU18X18_MODE = 1;
defparam multaddalu18x18_inst.MULT_RESET_MODE = "SYNC";

endmodule //GW_MULTADDALU

```

### Instantiation Template File for the IP Design File

For efficiency purposes, the IP Core Generator generates the template file while generating MULTADDALU design file instantiation, as shown in Figure3-57.

**Figure3-57 Instantiation Template File for the IP Design File**

```

GW_MULTADDALU your_instance_name(
    .dout(dout_o), //output [36:0] dout
    .caso(caso_o), //output [54:0] caso
    .a0(a0_i), //input [17:0] a0
    .b0(b0_i), //input [17:0] b0
    .a1(a1_i), //input [17:0] a1
    .b1(b1_i), //input [17:0] b1
    .ce(ce_i), //input ce
    .clk(clk_i), //input clk
    .reset(reset_i) //input reset
);

```


### MULTADDALU Generation Example

If the user needs to generate a specific MULTADDALU IP as follows: Two sums of 18-bit signed multipliers, Synchronous reset and Bypass mode. Take the GW2A-LV55PG1156C8/I7 device for instance, the

configuration page is as shown in and Figure3-58. Click "OK" to generate the customized MULTADDALU IP design files.

The directory where the MULTADDALU IP design file is generated is the path for "Create In" In the configuration interface.


**Figure3-58 MULTADDALU IP Customization Setting**



### 3.2.4 MULTALU


MULTALU can implement the Multiplier ALU mode. Click "MULTALU" on the IP Core Generator page. A brief introduction to the MULTALU will be displayed on the right of the screen, as shown in Figure3-59.

Figure3-59 MULTALU Summary Information



Double-click on the "MULTALU" to open the "IP Customization" window. This displays the file configuration, options configuration, port configuration diagram, and the "Help" button, as shown in Figure3-60.

Figure3-60 IP Customization Window Structure of MULTALU



## 1. File Configuration

The File configuration mainly includes the basic information related to the MULTALU instantiation file, as shown in Figure3-60.

The MULTALU file configuration is similar to that of SP. For the detailed configuration, please refer to [3.1Block Memory > 3.1.1SP> File Configuration](#).

## 2. Options Configuration

Options configuration mainly includes configuration information related to the MULTALU instantiation file, as shown in Figure3-60.

- MULTALU Mode Option:

MULTALU can generate two modules according to the input port width: MULTALU36X18 or MULTALU18X18. When the Input A width and Input B width are less than or equal to 18, the MULTALU36X18 mode will be greyed-out, and MULTALU18X18 mode can be configured as:

- $A^*B + C$
- $A^*B - C$
- Accum +  $A^*B + C$
- Accum +  $A^*B - C$
- Accum -  $A^*B + C$
- Accum -  $A^*B - C$
- $A^*B + CASI$
- Accum +  $A^*B + CASI$
- Accum -  $A^*B + CASI$
- $A^*B + D + CASI$
- $A^*B - D + CASI$

- When Input B width is greater than 18, the MULTALU18X18 mode will be greyed out, and the MULTALU36X18 mode can be configured as:

- $A^*B + C$
- $A^*B - C$
- Accum +  $A^*B$
- $A^*B + CASI$

- The configuration of the MULTALU Data Options and Register Options is similar to that of MULT. For the detailed configuration instructions, please refer to [3.2.2MULT](#).

## 3. Ports Configuration Diagram

The ports configuration diagram displays the current IP Core configuration result. Input/Output bit-width updates in real time based on the "Options" configuration, as shown in Figure3-60.

## 4. Help

Click "Help" to open the IP Core configuration information, as shown in Figure3-61.

**Figure3-61 Help**

<b>MULTALU</b>	
<b>Information</b>	
Type:	MULTALU
Vendor:	GOWIN Semiconductor
Summary:	<p>Each gwDSP macro can implement the Multiplier ALU mode. The MULTALU represents two functional modules, including MULTALU18x18 and MULTALU36x18. It can implement the following operation modes:</p> <ul style="list-style-type: none"> <li>• A*B + C</li> <li>• A*B - C</li> <li>• Accum + A*B + C</li> <li>• Accum + A*B - C</li> <li>• Accum - A*B + C</li> <li>• Accum - A*B - C</li> <li>• A*B + CASI</li> <li>• Accum + A*B + CASI</li> <li>• Accum - A*B + CASI</li> <li>• A*B + D + CASI</li> <li>• A*B - D + CASI</li> <li>• Accum + A*B</li> <li>• A*B + CASI</li> </ul>


<b>Options</b>	
Option	Description
Data Options	<b>Input A Width</b> - Set the size of the first item in the multiplication.
	<b>Input B Width</b> - Set the size of the second item in the multiplication.
	<b>Input C Width</b> - Set the size of input C.
	<b>Input D width</b> - Set the size of input D.
MULTALU Mode Options	<b>MULTALU18x18 Mode</b> - Set one of the MULTALU18X18 operation modes, the option is available only when widthB <= 18.
	<b>MULTALU36x18 Mode</b> - Set one of the MULTALU36X18 operation modes, the option is available only when widthB > 18.
Register Options	<b>Reset Mode</b> - Set whether the reset mode is synchronous or asynchronous.
	<b>Enable ... Register</b> - Enable or disable registers. For example, if you choose Enable Input A Register, the input data will go through one register.

## IP Generation Files

As shown in Figure3-62, after customizing the IP, click “OK” to generate three files that are named after the "File Name" specified in the File configuration:

- The design file for the Gowin Primitive MULTALU instantiation "gw\_multalu.v";
- The instantiation template file for the IP design file "gw\_multalu\_tmpl.v";
- The config file for the Gowin Primitive MULTALU instantiation "gw\_multalu.ipc".

If VHDL is selected as the hardware description language, the first two files will be named with an .vhd suffix. Taking verilog for instance, the following sections introduce the generated files.

**Figure3-62 Configured IP Customization**

### Design File for the Gowin Primitive MULTALU Instantiation

MULTALU design file instantiation is a complete Verilog module. MULTALU instantiation is generated according to the MULTALU configuration that is displayed in the "IP Customization" window, as shown in Figure3-63.

**Figure3-63 MULTALU Design File Instantiation**

```

module GW_MULTALU (dout, caso, a, b, c, ce, clk, reset);

output [53:0] dout;
output [54:0] caso;
input [17:0] a;
input [17:0] b;
input [53:0] c;
input ce;
input clk;
input reset;

wire gw_vcc;
wire gw_gnd;

assign gw_vcc = 1'b1;
assign gw_gnd = 1'b0;

MULTALU18X18 multalu18x18_inst (
    .DOUT(dout),
    .CASO(caso),
    .A(a),
    .B(b),
    .C(c),
    .D({gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd}),
    .ASIGN(gw_vcc),
    .BSIGN(gw_vcc),
    .DSIGN(gw_vcc),
    .CASI({gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd,gw_gnd}),
    .ACCLOAD(gw_gnd),
    .CE(ce),
    .CLK(clk),
    .RESET(reset)
);

defparam multalu18x18_inst.AREG = 1'b1;
defparam multalu18x18_inst.BREG = 1'b1;
defparam multalu18x18_inst.CREG = 1'b0;
defparam multalu18x18_inst.DREG = 1'b0;
defparam multalu18x18_inst.OUT_REG = 1'b1;
defparam multalu18x18_inst.PIPE_REG = 1'b0;
defparam multalu18x18_inst.ASIGN_REG = 1'b0;
defparam multalu18x18_inst.BSIGN_REG = 1'b0;
defparam multalu18x18_inst.DSIGN_REG = 1'b0;
defparam multalu18x18_inst.ACCLOAD_REG0 = 1'b0;
defparam multalu18x18_inst.ACCLOAD_REG1 = 1'b0;
defparam multalu18x18_inst.B_ADD_SUB = 1'b0;
defparam multalu18x18_inst.C_ADD_SUB = 1'b0;
defparam multalu18x18_inst.MULTALU18X18_MODE = 0;
defparam multalu18x18_inst.MULT_RESET_MODE = "SYNC";

endmodule //GW_MULTALU

```

### Instantiation Template File for the IP Design File

For efficiency purposes, the IP Core Generator generates the template file while generating MULTALU design file instantiation, as shown in Figure3-64.

**Figure3-64 Instantiation Template File for the IP Design File**

```

GW_MULTALU your_instance_name(
    .dout(dout_o), //output [53:0] dout
    .caso(caso_o), //output [54:0] caso
    .a(a_i), //input [17:0] a
    .b(b_i), //input [17:0] b
    .c(c_i), //input [53:0] c
    .ce(ce_i), //input ce
    .clk(clk_i), //input clk
    .reset(reset_i) //input reset
);


```

## MULTALU Generation Example

If the user needs to generate a specific MULTALU IP as follows: 18-bit signed multipliers add, Register mode and Synchronous. Take the GW2A-LV55PG1156C8/I7 device for instance. The configuration page is as shown in Figure3-65. Click "OK" to generate the customized MULTALU IP design files.

The directory where the MULTALU IP design file is generated is the path for "Create In" In the configuration interface.


**Figure3-65 MULTALU IP Customization Setting**



## 3.2.5 PADD


PADD can be configured as a pre-adder, pre-subtractor, or shifter. Click the "PADD" in the IP Core Generator page. A brief introduction to the PADD will be displayed on the right of the screen, as shown in Figure3-66.

**Figure3-66 PADD Summary Information**



Double-click on the "PADD" to open the "IP Customization" window. This displays the file configuration, options configuration, port configuration diagram, and the "Help" button, as shown in Figure3-67.

**Figure3-67 IP Customization Window Structure of PADD**



### 1. File Configuration

The file configuration mainly includes the basic information related to the PADD instantiation file, as shown in Figure3-67.

The PADD file configuration is similar to that of SP. For the detailed configuration, please refer to [3.1Block Memory > 3.1.1SP> File Configuration](#).

## 2. Options Configuration

Options configuration mainly includes configuration information related to the PADD instantiation file, as shown in Figure3-67.

- Data Options: Allows users to set data options.
  - The maximum data width of the input ports (Input A Width/ Input B Width) is 18;
  - The output width automatically adjusts according to the input width, and the width determines whether PADD9 or PADD18 are generated during instantiation.
  - Input A Source: Users can select Parallel A or Shift;
  - Input B Source: Users can select Parallel or Backward Shift.
- Shift Output and Add/Sub Options: Allows users to enable or disable Shift Output, Backward Shift Output, and add/sub operation.
  - Check "Enable Shift Output" to enable shift output;
  - Check "Enable Backward Shift Output" to enable backward shift output;
  - Configure "Add/Sub Operation" to select if the Adder is in add, subtract, or dynamic mode, or PADD performs add/sub operation per ports signal.
- Register Options: Allows users to set registers working mode.
  - Reset Mode: Sets whether the reset mode is synchronous or asynchronous;
  - Enable Input A Register: Allows users to enable or disable Input A register;
  - Enable Input B Register: Allows users to enable or disable Input B register;
  - Enable Output Register: Allows users to enable or disable Output register.

## 3. Ports Configuration Diagram

The ports configuration diagram displays current IP Core configuration result. The Input/Output bit-width updates in real time based on the "Options" configuration, as shown in Figure3-67.

## 4. Help

Click "Help" to open the IP Core configuration information, as shown in Figure3-68. The Help page contains a general description of the IP Core, and a brief introduction to the "Options".

**Figure3-68 Help**


<b>PADD</b>	
<b>Information</b>	
Type:	PADD
Vendor:	GOWIN Semiconductor
Summary:	Each gwDSP macro features two units of pre-adders at the first stage located before two multipliers. The pre-adder accepts two inputs. One is parallel 18-bit input B or Backward shift input, and the other is either parallel 18-bit input A or Shift input.
<b>Options</b>	
Option	Description
Data Options	<p><b>Input A Width</b> - Set the size of the first item in the Pre-adder.</p> <p><b>Input B Width</b> - Set the size of the second item in the Pre-adder.</p> <p><b>Output Width</b> - Size of the output.</p> <p><b>Input A Source</b> - Set the source of the input A as Parallel or Shift.</p> <p><b>Input B Source</b> - Set the source of the input B as Parallel or Backward Shift.</p>
Shift Output & Add/Sub Options	<p><b>Enable Shift Output</b> - Enable or disable the shift out port of the Pre-adder.</p> <p><b>Enable Backward Shift Output</b> - Enable or disable the backward shift out port of the Pre-adder.</p> <p><b>Add/Sub Operation</b> - Set whether the mode is in add or subtract mode.</p>
Register Options	<p><b>Reset Mode</b> - Set whether the reset mode is synchronous or asynchronous.</p> <p><b>Enable ... Register</b> - Enable or disable registers. For example, if you choose Enable Input A Register, the input data will go through one register.</p>

## IP Generation Files

As shown in Figure3-69, after customizing the IP, click “OK” to generate three files that are named after the "File Name" specified in the File configuration:

- The design file for the Gowin Primitive PADD instantiation "gw\_padd.v";
- The instantiation template file for the IP design file "gw\_padd\_tmp.v";
- The config file for the Gowin Primitive PADD instantiation "gw\_padd.ipc".

If VHDL is selected as the hardware description language, the first two files will be named with an .vhd suffix. Taking verilog for instance, the following sections introduce the generated files.

**Figure3-69 Configured IP Customization**

### Design File for the Gowin Primitive PADD Instantiation

PADD design file instantiation is a complete Verilog module. PADD instantiation is generated according to the PADD configuration that is displayed in the "IP Customization" window, as shown in Figure3-70.

### Figure3-70 PADD Design File Instantiation

```

module GW_PADD (dout, a, b, ce, clk, reset);

    output [17:0] dout;
    input [17:0] a;
    input [17:0] b;
    input ce;
    input clk;
    input reset;

    wire [17:0] so_w;
    wire [17:0] sbo_w;
    wire gw_gnd;

    assign gw_gnd = 1'b0;

    PADD18 padd18_inst (
        .DOUT(dout),
        .SO(so_w),
        .SBO(sbo_w),
        .A(a),
        .B(b),
        .SI({gw_gnd, gw_gnd, gw_gnd}),
        .SBI({gw_gnd, gw_gnd, gw_gnd}),
        .CE(ce),
        .CLK(clk),
        .RESET(reset),
        .ASEL(gw_gnd)
    );

    defparam padd18_inst.AREG = 1'b1;
    defparam padd18_inst.BREG = 1'b1;
    defparam padd18_inst.ADD_SUB = 1'b0;
    defparam padd18_inst.PADD_RESET_MODE = "SYNC";
    defparam padd18_inst.BSEL_MODE = 1'b0;
    defparam padd18_inst.SOREG = 1'b0;

endmodule //GW_PADD

```

### Instantiation Template File for the IP Design File

For efficiency purposes, the IP Core Generator generates the template file while generating PADD design file instantiation, as shown in Figure3-71.

### Figure3-71 Instantiation Template File for the IP Design File

```

GW_PADD your_instance_name(
    .dout(dout_o), //output [17:0] dout
    .a(a_i), //input [17:0] a
    .b(b_i), //input [17:0] b
    .ce(ce_i), //input ce
    .clk(clk_i), //input clk
    .reset(reset_i) //input reset
);


```

### PADD Generation Example

If the user needs to generate a specific PADD IP as follows: Input Width18, Add operation and Synchronous.Take the GW2A-LV55PG1156C8/I7device for instance, the configuration page is as shown in Figure3-72. Click "OK" to generate the customized PADD IP design files.

The directory where the PADD IP design file is generated is the path for "Create In" In the configuration interface.

**Figure3-72 PADD IP Customization Setting**




## 3.3 CLOCK

The CLOCK module currently supports three Gowin devices generation: PLL, DLL, and OSC.

### 3.3.1 PLL

Based on the "clkin" input, PLL adjusts the clock phase, duty cycle, and frequency (multiplication and division) to output different phases and frequencies. Click "PLL" on the IP Core Generator page. A brief introduction to the PLL will be displayed on the right of the screen, as shown in Figure3-73.

**Figure3-73 PLL Summary Information**



The formulas for PLL output calculation are as follows:


1.  $f_{CLKOUT} = (f_{CLKIN} * FDIV) / IDIV$
2.  $f_{CLKOUTD} = f_{CLKOUT} / SDIV$
3.  $f_{VCO} = f_{CLKOUT} * ODIV$

#### Note!

- $f_{CLKIN}$ : The frequency of input clock CLKIN;
- $f_{CLKOUT}$ : The frequency of output clock CLKOUT;
- $f_{CLKOUTD}$ : The frequency of output clock CLKOUTD, and CLKOUTD is the clock "CLKOUT" after division.
- $f_{VCO}$ : VCO oscillation frequency.

Double-click on the "PLL" to open the "IP Customization" window. This displays the file configuration, options configuration, port configuration diagram, and the "Help" button, as shown in Figure3-74.

Figure3-74 IP Customization Window Structure of PLL



### 1. File Configuration

The file configuration mainly includes the basic information related to the PLL instantiation file, as shown in Figure3-74.

The PLL file configuration is similar to that of SP. For the detailed configuration instructions, please refer to [3.1Block Memory > 3.1.1SP> File Configuration](#).

### 2. Options Configuration

Options configuration mainly includes configuration information related to the PLL instantiation file, as shown in Figure3-74.

- General: Allows users to select "General Mode" or "Advanced Mode", select "Static Mode" or "Dynamic Mode" for PLL Phase And Duty Cycle Adjustment, and enable or disable PLL Reset.
  - Mode: Used to set the IP Core configuration mode as "General Mode" or "Advanced Mode".
  - PLL Phase And Duty Cycle Adjustment: Allows users to select Static Mode or Dynamic Mode.
  - "PLL Reset": Used to configure PLL Reset enable.
  - "PLL Power Down": Used to configure the reset\_p port to put the PLL in power-saving mode.
- CLKIN: Allows you to set input clock frequency, divide factor, and IDESEL Reset.

- Clock Frequency: Specify the frequency in MHz. The frequency range is determined by the device selected.
- Divide Factor: Allows users to set the Divide Factor as "Dynamic" or "Static" in advanced mode. In static mode, Divide Factor value can be set as a specific value, which ranges from 1 to 64. If the output frequency of CLKOUT is not in the range required by the corresponding device, an error message will be displayed when the user clicks on "Calculate" or "OK" as shown in Figure3-75; If the frequency of CLKIN/IDIV is not in the range of Clock Frequency required by the corresponding device, an error message will be displayed when user clicks on "Calculate" or "OK" as shown in Figure3-77
- "CLKIN Divider Reset": Used to configure the CLKIN Divider Reset port.
- CLKFB: Allows users to set the source of the PLL feedback and divide factor.
  - Source: Specify the source of feedback as Internal or External;
  - Divide Factor: Allows users to set the Divide Factor as "Dynamic" or "Static" in advanced mode. In static mode, Divide Factor value can be set as a specific value, which ranges from 1 to 64. If the configuration is illegal, an error message will be displayed when the user clicks on "Calculate" or "OK", as shown in Figure3-75
- Enable LOCK: Allows users to select whether to enable LOCK.
- CLKOUT: Allows users to specify the expected frequency tolerance fields of PLL clkout and VCO parameters..
  - Bypass: Allows users to enable/disable clkout bypass;
  - Expected Frequency: Set the output clock frequency in general mode. The frequency range is determined by the device selected.
  - Tolerance (%): Set a tolerance for the CLKOUT expected frequency and actual frequency calculated.
  - VCO Divide Factor: Allows users to set Divide Factor as "Dynamic" or "Static" in advanced mode. In static mode, the Divide Factor value can be set as a specific value, and the range is 2/4/8/16/32/48/64/80/96/112/128. If the configuration is illegal, an error message will be displayed when the user clicks on "Calculate" or "OK", as shown in Figure3-75.
  - Actual Frequency: Clicking the "Calculate" button displays the actual frequency that the PLL can produce.
- CLKOUTP: Allows users to set Duty Cycle Fine Tuning (Dynamic) ,Phase And Duty Cycle Adjustment (Static) and enable/disable CLKOUTP.
  - Enable CLKOUTP: Used to enable/disable CLKOUTP;
  - Bypass: Allows users to enable/disable CLKOUTP bypass;
  - Phase And Duty Cycle Adjustment (Static): Set (Phase [degree]) and (Duty Cycle [\*1/16]) in static mode;
- CLKOUTD: Allows users to specify the source, expected frequency, and divide factor of the clock divider, and enable/disable CLKOUTD Reset.

- Enable CLKOUTD: Used to enable/disable CLKOUTD;
- Bypass: Allows users to enable/disable CLKOUTD bypass;
- Source: Select the source of CLKOUTD as "CLKOUT" or "CLKOUTP";
- Expected Frequency: Set the output clock frequency in General mode. The frequency range is determined by the device selected.
- Tolerance (%): Set a tolerance for the CLKOUTD expected frequency and actual frequency calculated.
- Divide Factor (2~128): Select the divide factor from the drop-down list in advanced mode. Only even numbers between 2 and 128 can be selected. If an odd number is set, error message will be displayed when the user clicks on "OK", as shown in; Figure3-77
- Actual Frequency: Clicking the "Calculate" button displays the actual frequency that the PLL can produce.
- CLKOUTD3: Allows users to set the source of CLKOUTD3.
  - Enable CLKOUTD3: Used to enable/disable CLKOUTD3; Selecting this option will produce a clkoutd3 port in the generated module. It is equal to clkout/3.
  - Source: Select the source of CLKOUTD3 as "CLKOUT" or "CLKOUTP";
- "CLKOUTD/CLKOUTD3 Divider Reset" can be checked when CLKOUTD or CLKOUTD3 enable so as to configure CLKOUTD/CLKOUTD3 Divider reset port.
- Calculate: This tool calculates the Divide Factor settings based on the input/output frequency in general mode. If the actual frequency calculated is different to the expected frequency, an "Error" window will pop up and the illegal value will be marked in red.
  - Figure3-79 is the error message that is displayed when the actual frequency and expected frequency of CLKOUT are different;
  - Figure3-80 is the error message that is displayed when the actual frequency and expected frequency of CLKOUTD are different.
  - In advanced mode, the tool calculates the output frequencies based on divide factors.
  - If the calculated results are illegal, an "error" message will pop up, and the illegal value will be marked in red, as shown in Figure3-81.
  - Otherwise, a success message prompt will be displayed as shown in Figure3-82.

Figure3-75 Error - Illegal Configuration of CLKIN/CLKFB Divide Factor




Figure 3-76 Error - Illegal Configuration of CLKIN Divide Factor




Figure3-77 Error - Illegal Configuration of CLKOUTD




Figure3-78 Error - Unequal Frequency of CLKOUT




Figure3-79 Error - Unequal Frequency of CLKOUT




Figure3-80 Error - Illegal Configuration of VCO





Figure3-81 Info - Succeed



### 3. Ports Configuration Diagram

The ports configuration diagram displays the current IP Core configuration result. The number of Input/Output ports updates in real time based on the options configuration, as shown in Figure3-74.

### 4. Help

Click "Help" to open the IP Core configuration information, as shown in Figure3-82. Help page contains the IP Core general description, and brief introduction of "Options".

**Figure3-82 Help**

PLL	
Information	
Options	
Type:	PLL
Vendor:	GOWIN Semiconductor
Summary:	GW FPGA provides a Phase Locked Loop (PLL), which is used to generate multiple clocks with defined phase and frequency relationships to a given input clock.
General	
General	<p><b>General Mode</b> - In this mode, entering input clock frequency and expected frequencies, software will automatically calculate divide factors.</p> <p><b>Advanced Mode</b> - This mode is for advanced users. Allows you to enter input clock frequency and divide factors to achieve expected output frequency.</p> <p><b>PLL Phase And Duty Cycle Adjustment</b> - Allows you to select Static Mode or Dynamic Mode.</p> <p><b>PLL Reset</b> - Provides a reset pin to reset the PLL.</p> <p><b>PLL Power Down</b> - Provides a <code>reset_p</code> port to power down the PLL.</p>
CLKIN	
CLKIN	<p><b>CLKIN</b> is the input reference clock for the PLL.</p> <p><b>Clock Frequency</b> - Specify its frequency in MHz.</p> <p><b>Divide Factor</b> - If in Advanced mode, also choose a divide factor which is from Dynamic or Static mode to achieve the expected output frequency. Static mode means select a static value from the drop-down list as divide factor, while Dynamic mode means that choose the value of port <code>idsel</code> as dynamic divide factor. When the Dynamic mode is selected, the user needs to set an initial value.</p> <p><b>CLKIN Divider Reset</b> - Provides a <code>reset_i</code> port to reset the input clock divider.</p>
CLKFB	
CLKFB	<p><b>Source</b> - Specify the source of feedback.</p> <p><b>Divide Factor</b> - In Advanced mode, the divide factor in the feedback path can be selected from port <code>fbdsel</code> or from the drop-down list. In General mode, the divide factor is shown when the "Calculate" button is clicked. When the Dynamic mode is selected, the user needs to set an initial value.</p>
LOCK	
LOCK	<p><b>Enable LOCK</b> - Selecting this option will produce the lock port in the generated module.</p>
CLKOUT	
CLKOUT	<p><b>Bypass</b> - The bypass option means <code>clkout = clkin</code>, it connects the output to the input, bypassing the PLL circuit. Bypassing CLKOUT disables the CLKOUT expected frequency and tolerance fields. If both CLKOUT and CLKOUTP are in Bypass, then everything is disabled except the CLKIN frequency option.</p> <p>The following options are not available when CLKOUT is in Bypass mode.</p> <p><b>VCO Divide Factor</b> - In General mode, VCO Divide Factors cannot be selected. Clicking the "Calculate" button displays the actual values. In Advanced mode, Dynamic or Static mode can be selected. When the Dynamic mode is selected, the user needs to set an initial value.</p> <p><b>Expected Frequency</b> - In General mode, set the output clock frequency.</p> <p><b>Tolerance</b> - Set a tolerance for the clkout frequency, as a percentage of requested frequency. Since the divide factors can only take a certain set of values, not all frequencies can be generated. The tolerance value is used to guide the tool to select a suitable divide factor.</p> <p><b>Actual Frequency</b> - Clicking the "Calculate" button displays the actual frequency that the PLL can produce.</p>


## IP Generation Files

As shown in Figure3-83, after customizing the IP, click "OK" to generate three files that are named after the "File Name" specified in the File configuration:

- The design file of the Gowin Primitive PLL instantiation "`gw_pll.v`";
- The instantiation template file for the IP design file "`gw_pll_tmp.v`";
- The configuration files for the Gowin Primitive PLL instantiation "`gw_pll.ipc`".

If VHDL is selected as the hardware description language, the first two files will be named with an `.vhd` suffix. Taking verilog for instance, the following sections introduce the generated files.

**Figure3-83 Configured IP Customization**



### Design File for the Gowin Primitive PLL Instantiation

PLL design file instantiation is a complete Verilog module. PLL instantiation is generated according to the PLL configuration that is displayed in the "IP Customization" window, as shown in Figure3-84.

### Figure3-84 PLL Design File Instantiation

```

module GW_PLL (clkout, clkin);

    output clkout;
    input clkin;

    wire lock_o;
    wire clkoutp_o;
    wire clkoutd_o;
    wire clkoutd3_o;
    wire gw_gnd;

    assign gw_gnd = 1'b0;

    PLL pll_inst (
        .CLKOUT(clkout),
        .LOCK(lock_o),
        .CLKOUTP(clkoutp_o),
        .CLKOUTD(clkoutd_o),
        .CLKOUTD3(clkoutd3_o),
        .RESET(gw_gnd),
        .RESET_P(gw_gnd),
        .RESET_I(gw_gnd),
        .RESET_S(gw_gnd),
        .CLKIN(clkin),
        .CLKFB(gw_gnd),
        .FBDSEL({gw_gnd, gw_gnd, gw_gnd, gw_gnd, gw_gnd, gw_gnd}),
        .IDSEL({gw_gnd, gw_gnd, gw_gnd, gw_gnd, gw_gnd, gw_gnd}),
        .ODSEL({gw_gnd, gw_gnd, gw_gnd, gw_gnd, gw_gnd, gw_gnd}),
        .PSDA({gw_gnd, gw_gnd, gw_gnd, gw_gnd}),
        .DUTYDA({gw_gnd, gw_gnd, gw_gnd, gw_gnd}),
        .FDLY({gw_gnd, gw_gnd, gw_gnd, gw_gnd})
    );
}

defparam pll_inst.FCLKIN = "100";
defparam pll_inst.DYN_IDIV_SEL = "false";
defparam pll_inst.IDIV_SEL = 0;
defparam pll_inst.DYN_FBDIV_SEL = "false";
defparam pll_inst.FBDIV_SEL = 3;
defparam pll_inst.DYN_ODIV_SEL = "false";
defparam pll_inst.ODIV_SEL = 2;
defparam pll_inst.PSDA_SEL = "0000";
defparam pll_inst.DYN_DA_EN = "true";
defparam pll_inst.DUTYDA_SEL = "1000";
defparam pll_inst.CLKOUT_FT_DIR = 1'b1;
defparam pll_inst.CLKOUTP_FT_DIR = 1'b1;
defparam pll_inst.CLKOUT_DLY_STEP = 0;
defparam pll_inst.CLKOUTP_DLY_STEP = 0;
defparam pll_inst.CLKFB_SEL = "internal";
defparam pll_inst.CLKOUT_BYPASS = "false";
defparam pll_inst.CLKOUTP_BYPASS = "false";
defparam pll_inst.CLKOUTD_BYPASS = "false";
defparam pll_inst.DYN_SDIV_SEL = 2;
defparam pll_inst.CLKOUTD_SRC = "CLKOUT";
defparam pll_inst.CLKOUTD3_SRC = "CLKOUT";
defparam pll_inst.DEVICE = "GW2A-55";

endmodule //GW_PLL

```

### Instantiation Template File for the IP Design File

For efficiency purposes, the IP Core Generator generates the template file while generating PLL design file instantiation, as shown in Figure3-85.

Figure3-85 Instantiation Template File for the IP Design File

```
GW_PLL your_instance_name(
    .clkout(clkout_o), //output clkout
    .clkin(clkin_i) //input clkin
);
```

### PLL Generation Example

Generate a specific PLL IP as follows:

Input clock: 100MHz;

Output clock: 300MHz;


Enable CLKOUTP, and the phase adjustment degree is 45°;

Enable CLKOUTD, and the expected output frequency is 150MHz.

Take the GW1N-4-PBGA256 device and general mode for instance. The configuration page is as shown in Figure3-86. Click "OK" to generate the customized PLL IP design files.

The directory where the PLL IP design file is generated is the path for "Create In" In the configuration interface.


Figure3-86 PLL IP Customization Setting



### 3.3.2 DLL


Delay Lock Loop (DLL) is mainly used to ensure accurate time delay by the equal and precise division of the input signal cycle. Click "DLL" on the IP Core Generator page. A brief introduction to the DLL will be displayed on the right of the screen, as shown in Figure3-87.

**Figure3-87 DLL Summary Information**



Double-click on the "DLL" to open the "IP Customization" window. This displays the File configuration, Options configuration, port configuration diagram, and the "Help" button, as shown in Figure3-88.

**Figure3-88 IP Customization Window Structure of DLL**



## 1. File Configuration

The file configuration mainly includes the basic information related to the DLL instantiation file, as shown in Figure3-88.

The DLL file configuration is similar to that of SP. For the detailed configuration instructions, please refer to [3.1Block Memory > 3.1.1SP> File Configuration](#).

## 2. Options Configuration

The options configuration mainly includes the configuration information related to the DLL instantiation file, as shown in Figure3-88.

- Lock and Code: Select LOCK&STEP output mode.
  - Force Lock and Code: In this mode, the LOCK value is 1, and the STEP value is forcibly set to 255.
  - Generated From DLL Loop: This mode ensures that the LOCK and STEP values are all generated by the DLL.
- Delay Code (degree): Specify a delay code (degree) for the DLL. The options are 101°, 112°, 123°, 135°, 79°, 68°, 57°, 45°, and 90°.
- Lock Mode: Allows users to select Normal Lock Mode or Fast Lock Mode.
  - Normal Lock Mode: The DLL parameter DIV\_SEL is set to 1'b0;
  - Fast Lock Mode: The DLL parameter DIV\_SEL is set to 1'b1.

## 3. Ports Configuration Diagram

The ports configuration diagram displays the current IP Core configuration result, as shown in Figure3-88.

## 4. Help

Click "Help" to open the IP Core configuration information, as shown in Figure3-89.

**Figure3-89 Help**

<b>DLL</b>	
<b>Information</b>	
Type:	DLL
Vendor:	GOWIN Semiconductor
Summary:	GW FPGA provides a Delay Locked Loop (DLL), which provide code scaling capability to shift 90 degree delay code down to 45 degree or up to 135 degree by 11 degree jump.

<b>Options</b>	
<b>Option</b>	<b>Description</b>
Lock & Code	<b>Force Lock and Code</b> - In this mode, the STEP value is forcibly set to 255.
	<b>Generated From DLL Loop</b> - This mode ensures STEP value is generated by the DLL Loop.
Delay Code(degree)	Specify a delay code (degree) for DLL.
Lock Mode	Allows you to select <b>Normal Lock Mode</b> or <b>Fast Lock Mode</b> .


## IP Generation Files

As shown in Figure3-90, after customizing the IP, click "OK" to generate three files that are named after the "File Name" specified in the File configuration:

- The design file for the Gowin Primitive DLL instantiation "gw\_dll.v";
- The instantiation template file for the IP design file "gw\_dll\_tmp.v";
- The config file for the Gowin Primitive DLL instantiation "gw\_dll.ipc".

If VHDL is selected as the hardware description language, the first two files will be named with an .vhd suffix. Taking verilog for instance, the following sections introduce the generated files.

Figure3-90 Configured IP Customization



### Design File for the Gowin Primitive DLL Instantiation

DLL design file instantiation is a complete Verilog module. DLL instantiation is generated according to the DLL configuration that is displayed in the "IP Customization" window, as shown in Figure3-91.

**Figure3-91 DLL Design File Instantiation**

```

module GW_DLL (step, lock, clkin, stop, reset);

output [7:0] step;
output lock;
input clkin;
input stop;
input reset;

wire gw_gnd;

assign gw_gnd = 1'b0;

DLL dll_inst (
    .STEP(step),
    .LOCK(lock),
    .CLKIN(clkin),
    .STOP(stop),
    .RESET(reset),
    .UPDNCNTL(gw_gnd)
);

defparam dll_inst.DLL_FORCE = 1;
defparam dll_inst.CODESCAL = "000";
defparam dll_inst.SCAL_EN = "true";
defparam dll_inst.DIV_SEL = 1'b0;

endmodule //GW_DLL

```

**Instantiation Template File for the IP Design File**

For efficiency purposes, the IP Core Generator generates the template file while generating DLL design file instantiation, as shown in Figure3-92.

**Figure3-92 Instantiation Template File for the IP Design File**

```

GW_DLL your_instance_name(
    .step(step_o), //output [7:0] step
    .lock(lock_o), //output lock
    .clkin(clkin_i), //input clkin
    .stop(stop_i), //input stop
    .reset(reset_i) //input reset
);

```

**DLL Generation Example**

Generate a specific DLL IP as follows:


Delay Code is 45°;

Fast lock mode.

Take the GW1N-4-LQFP144 device for instance. The configuration page is as shown in Figure3-93. Click "OK" to generate the customized DLL IP design files.

The directory where the DLL IP design file is generated is the path for "Create In" In the configuration interface.


Figure3-93 DLL IP Customization Setting



### 3.3.3 OSC


OSC is the internal crystal oscillator. It has a maximum frequency of 250MHz. Click "OSC" on the IP Core Generator page. A brief introduction to the OSC will be displayed on the right of the screen, as shown in Figure3-94.

Figure3-94 OSC Summary Information



Double-click “OSC”, and the “IP Customization” window pops up, as shown in Figure3-95. This displays the File configuration, Options configuration, port configuration diagram, and the “Help” button.

Figure3-95 IP Customization Window Structure of OSC



### 1. File Configuration

The file configuration mainly includes the basic information related to the OSC instantiation file, as shown in Figure3-95.

The OSC file configuration is similar to that of SP. For the detailed configuration instructions, please refer to [3.1Block Memory > 3.1.1SP> File Configuration](#).

### 2. Options Configuration

Options configuration mainly includes configuration information related to the OSC instantiation file, as shown in Figure3-95.

**Frequency Divider:** Allows users to select any even number between 2 and 128.

### 3. Ports Configuration Diagram

Ports configuration diagram displays the current IP Core configuration result, as shown in Figure3-95.

### 4. Help

Click "Help" to open the IP Core configuration information, as shown in Figure3-96. Help page contains the IP Core general description, and a brief introduction to the "Options".

**Figure3-96 Help**

**OSC**

---

**Information**

Type:	OSC
Vendor:	GOWIN Semiconductor
Summary:	Internal clock generator OSC. The user can change the value of the option "Frequency Divider" to generate a different output clock frequency, which can be one of 64 values: 1/2, 1/4, 1/6, 1/8, 1/10, ..... or 1/128 of the oscillator frequency. Different devices have different oscillator frequencies, GW1N-2 / GW1N-2B / GW1N-4 / GW1N-4B / GW1NR-4 / GW1NR-4B is about 21.0MHz, GW1N-1/GW1N-1S/GW1NS-2/GW1NS-2C/GW1NSR-2/GW1NSR-2C is about 240MHz, other devices are about 250MHz.

**Options**


Option	Description
Frequency Divider	Allows you to select any even number between 2 ~ 128.

## IP Generation Files

As shown in Figure3-97, after customizing the IP, click “OK” to generate three files that are named after the "File Name" specified in the File configuration:

- The design file for the Gowin Primitive OSC instantiation "gw\_osc.v";
- The instantiation template file for the IP design file "gw\_osc\_tmp.v";
- The config file for the Gowin Primitive OSC instantiation "gw\_osc.ipc".

If VHDL is selected as the hardware description language, the first two files will be named with an .vhd suffix. Taking verilog for instance, the following sections introduce the generated files.

**Figure3-97 Configured IP Customization**

## Design File for the Gowin Primitive OSC Instantiation

OSC design file instantiation is a complete Verilog module. OSC instantiation is generated according to the OSC configuration that is

displayed in the "IP Customization" window, as shown in Figure3-98.

**Figure3-98 OSC Design File Instantiation**

```
module GW_OSC (oscout);
    output oscout;
    OSC osc_inst (
        .OSCOUT(oscout)
    );
    defparam osc_inst.FREQ_DIV = 128;
    defparam osc_inst.DEVICE = "GW2A-55";
endmodule //GW_OSC
```

### Instantiation Template File for the IP Design File

For efficiency purposes, the IP Core Generator generates the template file while generating OSC design file instantiation, as shown in Figure3-99.

**Figure3-99 Instantiation Template File for the IP Design File**


```
GW_OSC your_instance_name(
    .oscout(oscout_o) //output oscout
);
```

### OSC Generation Example

Users can generate a specific OSC IP with 2.5MHz clock frequency. Take the GW1N4-LQFP144 device for instance. The configuration page is as shown in Figure3-100. Click "OK" to generate the customized OSC IP design files.

The directory where the OSC IP design file is generated is the path for "Create In" In the configuration interface.


**Figure3-100 OSC IP Customization Setting**



## 3.4 User Flash


User Flash is the user's flash memory. Click "User Flash" on the IP Core Generator page. A brief introduction to the User Flash will be displayed on the right of the screen, as shown in Figure3-101.

Figure3-101 User Flash Summary Information



Double-click “User Flash”, and the “IP Customization” window opens as shown in Figure3-102. This displays the File configuration and port configuration diagram.

Figure3-102 IP Customization Window Structure of User Flash



### 1. File Configuration

The file configuration mainly includes the basic information related to the User Flash instantiation file, as shown in Figure3-102.

The User Flash file configuration is similar to that of SP. For the detailed configuration instructions, please refer to [File Configuration](#).[3.1Block Memory>3.1.1SP](#)

#### Note!

- At present, devices that support FLASH96K include: gw1n-1and gw1n-1s
- Devices that support FLASH96KZ include: gw1nz-1
- Devices that support FLASH128K include: gw1ns-2 / gw1ns-2c/gw1nsr-2 / gw1nsr-2c
- Devices that support FLASH256K include: gw1n-2 / gw1n-2b/gw1n-4 / gw1n-4b/gw1nr-4 / gw1nr-4b
- Devices that support FLASH608K include: gw1n-6 / gw1n-9 / gw1nr-9
- If the Target Device selects any Device other than the above, the User Flash is grayed and cannot generate the corresponding IP.

### 2. Ports Configuration Diagram

The ports configuration diagram displays the current IP Core configuration result, and User Flash input bit-width updates in real time based on the target device, as shown in Figure3-102.

### 3. Help

Click "Help" to open the IP Core configuration information, as shown in Figure3-103. Help page contains the IP Core general description, and a brief introduction to the "Options".

**Figure3-103 Help**

<b>User Flash</b>	
<b>Information</b>	
Type:	User Flash
Vendor:	GOWIN Semiconductor
Summary:	GW1N series FPGA products provide user Flash memory resources (User Flash). Different devices support different Flash, including FLASH96K, FLASH96KZ, FLASH128K, FLASH256K and FLASH608K.


<b>Note</b>	
	<b>Description</b>
If the target device is GW1N-1/GW1N-1S , the primitive FLASH96K will be instantiated in the customized module. For the primitive FLASH96K, data input and data output's width is 32, input RA and CA's width is 6.	
If the target device is GW1NZ-1, the primitive FLASH96KZ will be instantiated in the customized module. For the primitive FLASH96KZ, data input and data output's width is 32, input XADR and YADR's width is 6.	
If the target device is GW1NS-2/GW1NS-2C/GW1NSR-2/GW1NSR-2C , the primitive FLASH128K (128K Bytes)will be instantiated in the customized module. For the primitive FLASH128K, data input and data output's width is 32, input ADDR's width is 15.	
If the target device is GW1N-2/GW1N-2B/GW1N-4/ GW1N-4B/GW1NR-4/GW1NR-4B , the primitive FLASH256K will be instantiated in the customized module. For the primitive FLASH256K, data input and data output's width is 32, input XADR's width is 7, input YADR's width is 6.	
If the target device is GW1N-6/GW1N-9/GW1NR-9 , the primitive FLASH608K will be instantiated in the customized module. For the primitive FLASH608K, data input and data output's width is 32, input XADR's width is 9, input YADR's width is 6.	

## IP Generation Files

As shown in Figure3-104, after customizing the IP, click “OK” to generate three files that are named after the "File Name" specified in the File configuration:

- The design file for the Gowin Primitive User Flash instantiation “gw\_user\_flash.v”;
- The instantiation template file for the IP design file "gw\_user\_flash\_tmp.v";
- The config file for the Gowin Primitive User Flash instantiation “gw\_user\_flash.ipc”.

If VHDL is selected as the hardware description language, the first two files will be named with an .vhd suffix. Taking verilog for instance, the following sections introduce the generated files.

**Figure3-104 Configured IP Customization**

### User Flash Design File Instantiation

User Flash design file instantiation is a complete Verilog module. User Flash instantiation is generated according to the User Flash configuration that is displayed in the "IP Customization" window, as shown in Figure3-105. The generated GW1N-4 design files instantiation is the primitive FLASH256K.

### Figure3-105 User Flash Design File Instantiation

```

module GW_USER_FLASH (dout, xe, ye, se, prog, erase, nvstr, xadr, yadr, din);

    output [31:0] dout;
    input xe;
    input ye;
    input se;
    input prog;
    input erase;
    input nvstr;
    input [6:0] xadr;
    input [5:0] yadr;
    input [31:0] din;

    FLASH256K flash_inst (
        .DOUT(dout),
        .XE(xe),
        .YE(ye),
        .SE(se),
        .PROG(prog),
        .ERASE(erase),
        .NVSTR(nvstr),
        .XADR(xadr),
        .YADR(yadr),
        .DIN(din)
    );
endmodule //GW_USER_FLASH

```

### Instantiation Template File for the IP Design File

For efficiency purposes, the IP Core Generator generates the template file while generating the user flash design file instantiation, as shown in Figure3-106.

### Figure3-106 Instantiation Template File for the IP Design File

```

GW_USER_FLASH your_instance_name(
    .dout(dout_o), //output [31:0] dout
    .xe(xe_i), //input xe
    .ye(ye_i), //input ye
    .se(se_i), //input se
    .prog(prog_i), //input prog
    .erase(erase_i), //input erase
    .nvstr(nvstr_i), //input nvstr
    .xadr(xadr_i), //input [6:0] xadr
    .yadr(yadr_i), //input [5:0] yadr
    .din(din_i) //input [31:0] din
);


```

### User Flash Generation Example

Take FLASH256K generation supported by GW1N-4 for instance, select the GW1N-LV4LP144C6/I5 device, as shown in Figure3-107. Then click "OK" to generate the customized User Flash IP design files.

The directory where the User Flash IP design file is generated is the path for "Create In" in the configuration interface.


Figure3-107 IP Customization of User Flash Setting



## 3.5 I3C


I3C IP offers the features of high-speed and low power and be compatible with the other key features of I<sup>2</sup>C and SPI. The I3C IP provides registers for users to control and realize specific functions. Click "I3C > I3C SDR" on the "IP Core Generator" page. A brief introduction to the I3C SDR will be displayed on the right of the screen, as shown in Figure3-108.

Figure3-108 I3C SDR Summary Information



Double-click “I3C SDR”, and the “IP Customization” window will open as shown in Figure3-109. This displays the File configuration, Options configuration and port configuration diagram.

**Figure3-109 IP Customization Window Structure of I3C**



### 1. File Configuration

The file configuration mainly includes the basic information related to the I3C instantiation file, as shown in Figure3-109.

The I3C file configuration is similar to that of SP. For the detailed configuration instructions, please refer to [3.1 Block Memory > 3.1.1SP> File Configuration](#).

#### Note!

Only GW1NZ-1 supports I3C at present. If you select the other devices as the target device, the I3C will be grey, and no corresponding device can be generated.

### 2. Ports Configuration Diagram

Ports configuration diagram displays the current IP Core configuration result, as shown in Figure3-109.

### 3. Options Configuration

Options configuration mainly includes the configuration information of I3C instantiation file, as shown in Figure3-109.

SLAVE STATIC ADDRESS - Specify the static address of the Slave.

### 4. Help

Click "Help" to open the IP Core configuration information, as shown in Figure3-110. Help page contains the IP Core general description, and a brief introduction to the "Options".

**Figure3-110 Help**


<b>I3C SDR</b>	
<hr/>	
<b>Information</b>	
Type:	I3C SDR
Vendor:	GOWIN Semiconductor
Summary:	GW I3C IP supports high-speed, low-power, and other critical features that are currently covered by I <sup>2</sup> C and SPI. The structure of the IP provides registers that enable users to control and implement specific functions flexibly.
<b>Options</b>	
Option	Description
SLAVE STATIC ADDRESS	<b>SLAVE STATIC ADDRESS</b> - Specify the static address of slave.

### IP Generation Files

As shown in Figure3-111, after customizing the IP, click “OK” to generate three files that are named after the "File Name" specified in the File configuration:

- The design file for the Gowin Primitive I3C instantiation "gw\_i3c.v";
- The instantiation template file for the IP design file "gw\_i3c\_tmpl.v";
- The config file for the Gowin Primitive I3C instantiation "gw\_i3c.ipc".

Taking verilog for instance, the following sections introduce the generated files.

**Figure3-111 Configured IP Customization**

### I3C Design File Instantiation

The design file for the Gowin Primitive I3C instantiation is a complete Verilog module. I3C instantiation is generated according to the I3C configuration that is displayed in the "IP Customization" window, as shown in Figure3-112. The generated GW1NZ-1 design files instantiation is the primitive I3C hardcore.

**Figure3-112 I3C Design File Instantiation**

```
module GW_I3C (lgyo, cmo, aco, aao, sio, stopo, strto, parityerror, dobud, dout,
               state, sdao, sclo, sdacen, scloen, sdapullo, sclpullo, sdapulloen,
               sclpulloen, lgys, cms, acs, aas, stops, strts, lgyc, cmc, acc, aac,
               sic, stopc, strtc, strthds, sendahs, sendals, ackhs, ackls, stopsus,
               stophds, senddhs, senddls, recvcdhs, recvcdls, addrs, di, sdai, scli,
               ce, reset, clk);

  output lgyo;
  output cmo;
  output aco;
  output aao;
  output sio;
  output stopo;
  output strto;
  output parityerror;
  output [7:0] dobud;
  output [7:0] dout;
  output [7:0] state;
  output sdao;
  output sclo;
  output sdacen;
  output scloen;
  output sdapullo;
  output sclpullo;
  output sdapulloen;
  output sclpulloen;
  input lgys;
  input cms;
  input acs;
  input aas;
  input stops;
  input strts;
  input lgyc;
  input cmc;
  input acc;
  input aac;
  input sic;
  input stopc;
  input strtc;
  input strthds;
  input sendahs;
  input sendals;
  input ackhs;
  input ackls;
  input stopsus;
  input stophds;
  input senddhs;
  input senddls;
  input recvcdhs;
  input recvcdls;
  input addrs;
  input [7:0] di;
  input sdai;
  input scli;
  input ce;
  input reset;
  input clk;
```

```

        CE,           //clock enable
        CLK,           //clock input
        CMC,           //current master set
        CMO,           //current master output
        CMS,           //current master set
        DI,            //data input
        DO,             //unbuffered data output
        DOBUF,         //buffered data output
        LGYC,          //legacy mode clear
        LGYO,          //legacy mode output
        LGYS,          //enter legacy mode set
        PARITYERROR, //indicator of parity bit error
        RECVDHS,       //set receiving data high period divider
        RECDLDS,       //set receiving data low period divider
        RESET,         //asyn.reset, active high
        SCLI,          //scl input
        SCLO,          //scl output
        SCLOEN,        //scl output enable, active low
        SCLPULLO,      //scl pull-up output
        SCLPULLOEN,    //scl pull-up output enable, active low
        SDAI,          //sda input
        SDAO,          //sda output
        SDAOEN,        //sda output enable, active low
        SDAPULLO,      //sda pull-up output
        SDAPULLOEN,    //sda pull-up output enable, active low
        SENDAHS,       //set sending address high period divider
        SENDALS,       //set sending address low period divider
        SENDDHS,       //set sending data high period divider
        SENDLDS,       //set sending data low period divider
        SIC,           //system interrupt clear
        SIO,            //system interrupt output
        STRTC,          //start celar
        STRTO,          //start output
        STRTS,          //start set
        STATE,          //state output
        STRTHDS,        //set start hold time
        STOPC,          //stop clear
        STOPO,          //stop output
        STOPS,          //stop set
        STOPSUS,        //set stop setup time
        STOPHDS,        //set stop hold time
    );
    parameter ADDRESS = 7'b0;

    input LGYS, CMS, ACS, AAS, STOPS, STRTS;
    output LGYO, CMO, ACO, AAO, SIO, STOPO, STRTO;
    input LGYC, CMC, ACC, AAC, SIC, STOPC, STRTC;
    input STRTHDS, SENDAHS, SENDALS, ACKHS;
    input ACKLS, STOPSUS, STOPHDS, SENDDHS;
    input SENDDLDS, RECVDHS, RECDLDS, ADDRS;
    output PARITYERROR;
    input [7:0] DI;
    output [7:0] DOBUF;
    output [7:0] DO;
    output [7:0] STATE;
    input SDAI, SCLI;
    output SDAO, SCLO;
    output SDAOEN, SCLOEN;
    output SDAPULLO, SCLPULLO;
    output SDAPULLOEN, SCLPULLOEN;
    input CE, RESET, CLK;

endmodule

```

### Instantiation Template File for the IP Design File

For efficiency purposes, the IP Core Generator generates the template file while generating I3C design file instantiation, as shown in Figure3-113.

**Figure3-113 Instantiation Template File for the IP Design File**

```

GW_I3C your_instance_name(
    .lgyo(lgyo_o), //output lgyo
    .cmo(cmo_o), //output cmo
    .aco(aco_o), //output aco
    .ao(aao_o), //output aao
    .sio(sio_o), //output sio
    .stopo(stopo_o), //output stopo
    .strto(strto_o), //output strto
    .parityerror(parityerror_o), //output parityerror
    .dobuf(dobuf_o), //output [7:0] dobuf
    .dout(dout_o), //output [7:0] dout
    .state(state_o), //output [7:0] state
    .sdao(sdao_o), //output sdao
    .sclo(sclo_o), //output sclo
    .sdaoen(sdaoen_o), //output sdaoen
    .scloen(scloen_o), //output scloen
    .sdapullo(sdapullo_o), //output sdapullo
    .scipullo(scipullo_o), //output scipullo
    .sdapulloon(sdapulloon_o), //output sdapulloon
    .scipulloon(scipulloon_o), //output scipulloon
    .lgys(lgys_i), //input lgys
    .cms(cms_i), //input cms
    .acs(acs_i), //input acs
    .aas(aas_i), //input aas
    .stops(stops_i), //input stops
    .strts(strts_i), //input strts
    .lgyc(lgyc_i), //input lgyc
    .cmc(cmc_i), //input cmc
    .acc(acc_i), //input acc
    .aac(aac_i), //input aac
    .sic(sic_i), //input sic
    .stopc(stopc_i), //input stopc
    .strtc(strtc_i), //input strtc
    .strthds(strthds_i), //input strthds
    .sendahs(sendahs_i), //input sendahs
    .sendals(sendals_i), //input sendals
    .ackhs(ackhs_i), //input ackhs
    .ackls(ackls_i), //input ackls
    .stopsus(stopsus_i), //input stopsus
    .stophds(stophds_i), //input stophds
    .senddhs(senddhs_i), //input senddhs
    .senddls(senddls_i), //input senddls
    .recvdhhs(recvdhhs_i), //input recvdhhs
    .recvdlis(recvdlis_i), //input recvdlis
    .addrs(addrs_i), //input addrs
    .di(di_i), //input [7:0] di
    .sdai(sdai_i), //input sdai
    .sccli(sccli_i), //input sccli
    .ce(ce_i), //input ce
    .reset(reset_i), //input reset
    .clk(clk_i) //input clk
);


```

## I3C Generation Example

As shown in Figure3-114, take I3C generation supported by GW1NZ-1 for instance, select the GW1NZ-LV1CS16C5/I4 device and configure the "Options" in the "IP Customization" window. Then click "OK" to generate the customized I3C IP design files.

The directory where the I3C IP design file is generated is the path for "Create In" In the configuration interface.


**Figure3-114 I3C IP Customization Setting**



## 3.6 SPMI


SPMI is a two-wire serial interface that connects the integrated Power Controller (PC) of a System-on-Chip (SoC) processor system with one or more Power Management Integrated Circuits (PMIC) Voltage regulation systems. SPMI enables systems to dynamically adjust the supply and substrate bias voltages of the voltage domains inside the SoC using a single SPMI bus. Click "SPMI" on the IP Core Generator page. A brief introduction to the SPMI will be displayed on the right of the screen, as shown in Figure3-115.

Figure3-115 SPMI Summary Information



Double-click on the "SPMI" to open the "IP Customization" window. This displays the file configuration, options configuration, port configuration diagram, and the "Help" button, as shown in Figure3-116.

Figure3-116 IP Customization Window Structure of SPMI



## 1. File Configuration

The file configuration mainly includes the basic information related to the SPMI instantiation file, as shown in Figure3-116.

The SPMI file configuration is similar to that of SP. For the detailed configuration, please refer to File Configuration.[3.1Block Memory>3.1.1SP](#)

### Note!

Only GW1NZ-1 supports SPMI at present. If you select the other devices as the target device, the SPMI will be grey, and no corresponding device can be generated.

## 2. Options Configuration

Options configuration mainly includes the configuration information of SPMI instantiation file, as shown in Figure3-116.

### Functional Configuration:

- Shutdown by VCCEN: Shutdown by external pin VCCEN If this option is checked, the communication function of SPMI will be disabled.
- Master/Slave: Set SPMI as Master or Slave.

### Master Configuration:

- MID: Master ID. The range is from 0 to 3, and the default value is 0.
- Respond Delay: Set the response delay time.
- SCLK Normal Period: Set SCLK period length in normal mode.
- SCLK Low Period: The SCLK period length in sleep mode.

### Slave Configuration:

- SID: Set the ID of the SPMI Slave.

### General configuration:

- Enable State Code Register: Enable or disable the state code register. If "Enable State Code Register" is checked, the output state code will pass a register.
- Request Pipeline Steps: Set the sampling time delay step of the request signal.
- Enable Decode Command: Enable or disable decode. If "Enable Decode Command" is checked, SPMI will decode the reset, sleep, shutdown, and wakeup commands.
- Enable Decode Command: Enable or disable reset command.
- Clock From External: Enable or disable the external clock.
- Clock Frequency: System clock frequency.

## Ports Configuration

- Ports configuration diagram displays the current IP Core configuration result, as shown in Figure3-116.

## 3. Help

Click "Help" to open the IP Core configuration information, as shown in Figure3-117.

**Figure3-117 Help**

<b>SPMI</b>	
<b>Information</b>	
Type:	SPMI
Vendor:	GOWIN Semiconductor
Summary:	Gowin IPCore SPMI is a two-wire serial interface that connects the integrated Power Controller (PC) of a System-on-Chip (SoC) processor system with one or more Power Management Integrated Circuits (PMIC) voltage regulation systems. SPMI enables systems to dynamically adjust the supply and substrate bias voltages of the voltage domains inside the SoC using a single SPMI bus.

<b>Options</b>	
<b>Option</b>	<b>Description</b>
Functional Configuration	<p><b>Shutdown by VCCEN</b> - Shutdown by external pin VCCEN. If choose this option, SPMI's communication function will not be available.</p> <p><b>Master/Slave</b> - Set SPMI to master or slave.</p>
Master Configuration	<p><b>MID</b> - Set the identifier of the SPMI master</p> <p><b>Respond Delay</b> - Set the response delay time.</p> <p><b>SCLK Normal Period</b> - Set the period of the sclk in normal mode.</p> <p><b>SCLK Low Period</b> - Set the period of the sclk in sleep mode.</p>
Slave Configuration	<b>SID</b> - Set the identifier of the SPMI slave.
General configuration	<p><b>Enable State Code Register</b> - Enable or disable registers. For example, If you choose the Enable State Code Register option, the output STATE data will go through one register.</p> <p><b>Request Pipeline Steps</b> - Set the delay step size of the request signal sampling time.</p> <p><b>Enable Decode Command</b> - Enable or disable decoding .If you choose Enable Decode Command, SPMI will decode the reset, sleep, shutdown, and wakeup commands.</p> <p><b>Enable Reset Command</b> - Enable or disable the reset command.</p> <p><b>Clock From External</b> - Enable or disable the external clock.</p> <p><b>Clock Frequency</b> - System clock frequency</p>

Copyright(C)2014-2018 GOWIN Semiconductor Corporation. All Rights Reserved.


The Help page contains a general description of the IP Core, and a brief introduction to the "Options".

### IP Generation Files

As shown in Figure3-118, after customizing the IP, click "OK" to generate three files that are named after the "File Name" specified in the File configuration:

- Design file for the Gowin primitive SPMI instantiation " gowin\_ram16s.v ";
- The instantiation template file for the IP design file " gowin\_ram16s\_tmp.v ";
- The configuration files for the Gowin Primitive SPMI instantiation " gowin\_ram16s.ipc ".

Taking verilog for instance, the following sections introduce the generated files.

**Figure3-118 Configured IP Customization**

### SPMI Design File Instantiation

SPMI design file instantiation is a complete Verilog module. SPMI instantiation is generated according to the SPMI configuration that is displayed in the "IP Customization" window, as shown in Figure3-119.

### Figure3-119 SPMI Design File Instantiation

```

module GW_SPMI (addro, datao, state, cmd, sdata, sclk, clk, ce, resetn,
                 locreset, pa, sa, ca, addri, datai, clkext, enext);

    output [3:0] addro;
    output [7:0] datao;
    output [15:0] state;
    output [3:0] cmd;
    inout sdata;
    inout sclk;
    input clk;
    input ce;
    input resetn;
    input locreset;
    input pa;
    input sa;
    input ca;
    input [3:0] addri;
    input [7:0] datai;
    input clkext;
    input enext;

    SPMI spmi_inst (
        .ADDR0(addro),
        .DATA0(datao),
        .STATE(state),
        .CMD(cmd),
        .SDATA(sdata),
        .SCLK(sclk),
        .CLK(clk),
        .CE(ce),
        .RESETN(resetn),
        .LOCRESET(locreset),
        .PA(pa),
        .SA(sa),
        .CA(ca),
        .ADDR1(addri),
        .DATA1(datai),
        .CLKEXT(clkext),
        .ENEXT(enext)
    );

    defparam spmi_inst.FUNCTION_CTRL = 7'b00000100;
    defparam spmi_inst.MSID_CLKSEL = 7'b0000000;
    defparam spmi_inst.RESPOND_DELAY = 4'b0000;
    defparam spmi_inst.SCLK_NORMAL_PERIOD = 7'b00000011;
    defparam spmi_inst.SCLK_LOW_PERIOD = 7'b00000011;
    defparam spmi_inst.CLK_FREQ = 7'b00000000;
    defparam spmi_inst.SHUTDOWN_BY_ENABLE = 1'b0;

endmodule //GW_SPMI

module SPMI (CLK, CLKEXT, CE, RESETN, ENEXT, LOCRESET, PA, SA, CA, ADDR1,
             DATA1, ADDR0, DATA0, STATE, CMD, SDATA, SCLK)
/* synthesis syn_black_box black_box_pad_pin="SDATA,SCLK" syn_noprune = 1 */;
parameter FUNCTION_CTRL = 7'b0;
parameter MSID_CLKSEL = 7'b0;
parameter RESPOND_DELAY = 4'b0;
parameter SCLK_NORMAL_PERIOD = 7'b0;
parameter SCLK_LOW_PERIOD = 7'b0;
parameter CLK_FREQ = 7'b0;
parameter SHUTDOWN_BY_ENABLE = 1'b0;

input CLKEXT, ENEXT;
inout SDATA, SCLK;
input CLK, CE, RESETN, LOCRESET;
input PA, SA, CA;
input [3:0] ADDR1;
input [7:0] DATA1;
output [3:0] ADDR0;
output [7:0] DATA0;
output [15:0] STATE;
output [3:0] CMD;

endmodule

```

### Instantiation Template File for the IP Design File

For efficiency purposes, the IP Core Generator generates the template file while generating SPMI design file instantiation, as shown in Figure3-120.

**Figure3-120 Instantiation Template File for the IP Design File**


```
GW_SPMI your_instance_name(
    .addr_o(addr_o), //output [3:0] addr_o
    .datao(datao_o), //output [7:0] datao_o
    .state(state_o), //output [15:0] state_o
    .cmd(cmd_o), //output [3:0] cmd_o
    .sdata(sdata_io), //inout sdata_o
    .sclk(sclk_io), //inout sclk_o
    .clk(clk_i), //input clk_i
    .ce(ce_i), //input ce_i
    .resetn(resetn_i), //input resetn_i
    .locreset(locreset_i), //input locreset_i
    .pa(pa_i), //input pa_i
    .sa(sa_i), //input sa_i
    .ca(ca_i), //input ca_i
    .addri(addri_i), //input [3:0] addri_i
    .datai(datai_i), //input [7:0] datai_i
    .clkext(clkext_i), //input clkext_i
    .enext(enext_i) //input enext_i
);
```

### SPMI Generation Example

As shown in Figure3-121, take SPMI generation supported by GW1NZ-1 for instance, select the GW1NZ-LV1FN32C6/I5 device and configure the "Options" in the "IP Customization" window. Then click "OK" to generate the customized SPMI IP design files.

The directory where the SPMI IP design file is generated is the path for "Create In" In the configuration interface.

**Figure3-121 SPMI IP Customization Setting**




## 3.7 Shadow Memory

Currently, the Shadow Memory (SSRAM) module supports RAM16S (single-port mode), RAM16SDP (semi-dual-port mode), and ROM16 (read-only mode).

### 3.7.1 RAM16S


RAM16S is a single-port operation mode, which can be realized by RAM16S1, RAM16S2 and RAM16S4. The maximum storage capacity of SSRAM varies according to the chip type. In the IP Core Generator interface, click "RAM16S", and the relevant information summary of RAM16S will be displayed on the right side of the interface, as shown in Figure3-122.

**Figure3-122 Information Summary of RAM16S**



In the IP Core Generator interface, double-click RAM16S and the "IP Customization" window of RAM16S pops up. This window includes the file configuration, options configuration , port configuration block diagram, and "Help", as shown in Figure3-123.

**Figure3-123 IP Customization of RAM16S**



## 1. File Configuration

The File configuration is used to configure the information that generates the RAM16S instantiation file, as shown in Figure3-123.

RAM16S file configuration is similar to SP module, please refer to [3.1Block Memory>3.1.1SP file configuration](#) for details.

## 2. Options

The Options configuration is used for user-defined configuration information for single-port storage, as shown in Figure3-123.

RAM16S options configuration is similar to the SP module, please refer to the Options configuration in [3.1 Block Memory>3.1.1SP](#) for details.

## 3. Port Configuration Block Diagram

- The configuration block diagram shows the current IP Core configuration results. The bit width of input and output ports is updated in real time according to the Options configuration, as shown in Figure3-123.
- The Address Depth in the Options configuration affects the bit width of ad and the Data bit Width affects the bit width of di and dout.

## 4. Help

Click "Help" to display the IP Core configuration information page, as shown in Figure3-124.

**Figure3-124 Help**

<b>RAM16S</b>	
<b>Information</b>	
Type:	RAM16S
Vendor:	GOWIN Semiconductor
Summary:	Shadow memory can be configured as single port mode. In this mode, the shadow memory supports different read and write data widths, and it can be implemented by primitive RAM16S1, RAM16S2 and RAM16S4 or a combination thereof. It can also be initialized by a memory initialization file.
<b>Options</b>	
Option	Description
Width & Depth	<b>Address Depth</b> - Set the size of the address depth. <b>Data Width</b> - Set the size of the data width.
Resources Usage	<b>Calculate</b> - Calculate the resource usage in the design and display results below. <b>RAM16S Usage</b> - Display the number of RAM16S used. <b>LUT Usage</b> - Display the number of LUT used. <b>MUX Usage</b> - Display the number of MUX used.
Initialization	<b>Memory Initialization File</b> - Set the memory initialization file (.mi) path.

The Help page includes a summary of the current IP Core, as well as a brief description of the Options configuration.

## IP Generation Files


As shown in Figure3-125, after customizing the IP, click "OK" to generate three files that are named after the "File Name" specified in the File configuration:

- Design file for the Gowin primitive RAM16S instantiation "gowin\_ram16s.v";
- The instantiation template file for the IP design file "gowin\_ram16s\_tmp.v";
- The configuration files for the Gowin Primitive RAM16S instantiation

"gowin\_ram16s.ipc".

If the language is chosen VHDL, the suffix of first two produced filenames is .vhd. Taking verilog for instance, the following sections introduce the generated files.

Figure3-125 Configured IP Customization



### Instantiation DP Design File

RAM16S design file instantiation is a complete Verilog module. RAM16S instantiation is generated according to the RAM16S configuration that is displayed in the "IP Customization" window, as shown in Figure3-126.

### Figure3-126 RAM16S Design File Instantiation

```

module Gowin_RAM16S (dout, di, ad, wre, clk);

output [0:0] dout;
input [0:0] di;
input [0:0] ad;
input wre;
input clk;

wire gw_gnd;
assign gw_gnd = 1'b0;

RAM16S1 ssram_spx1_0 (
    .DO(dout[0]),
    .DI(di[0]),
    .AD({gw_gnd, gw_gnd, gw_gnd, ad[0]}),
    .WRE(wre),
    .CLK(clk)
);

defparam ssram_spx1_0.INIT_0 = 16'h0000;
endmodule //Gowin_RAM16S

```

### Instantiation Template File for the IP Design File

Considering the practical application for users, the IP Core Generator generates RAM16S design file instantiation and also provides the users the template file, as shown in Figure3-127.

### Figure3-127 Instantiation Template File for the IP Design File

```


Gowin_RAM16S your_instance_name(
    .dout(dout_o), //output [0:0] dout
    .di(di_i), //input [0:0] di
    .ad(ad_i), //input [0:0] ad
    .wre(wre_i), //input wre
    .clk(clk_i) //input clk
);

```

### RAM16S Generation Example

If the user needs to generate RAM16S IP with address bit width of 6 and data width of 2, take GW1N-UV9LQ176C6/I5 as an example. As shown in Figure3-128, the Initialization file can be configured in the Initialization window according to the user's needs, click "OK" to generate the RAM16S IP design file required by the user.


The directory where the RAM16S IP design file is generated is the path for "Create In" In the configuration interface.

**Figure3-128 RAM16S IP Customization Setting**

### 3.7.2 RAM16SDP


RAM16SDP is a semi-dual-port operation mode, which can be realized by RAM16SDP1, RAM16SDP2 and RAM16SDP4. The maximum storage capacity of SSRAM varies according to the chip type. In the IP Core Generator interface, click "RAM16SDP", and the relevant information summary of RAM16SDP will be displayed on the right side of the interface, as shown in Figure3-129.

**Figure3-129 Information Summary of RAM16SDP**



In the IP Core Generator interface, double-click RAM16SDP and the "IP Customization" window of RAM16SDP pops up. This window includes the file configuration, options configuration , port configuration block diagram, and "Help", as shown in Figure3-130.

**Figure3-130 IP Customization of RAM16SDP**



### 1. File Configuration

The File configuration is used to configure the information that

generates the RAM16SDP instantiation file, as shown in Figure3-130.

RAM16SDP file configuration is similar to SP module, please refer to [3.1Block Memory>3.1.1SP](#) file configuration for details.

## 2. Options

The Options configuration is used for user-defined configuration information for semi-dual-port storage, as shown in Figure3-130.

RAM16SDP options configuration is similar to the SP module, please refer to the Options configuration in [3.1 Block Memory>3.1.1SP](#) for details.

## 3. Port Configuration Block Diagram

- The configuration block diagram shows the current IP Core configuration results. The bit width of input and output ports is updated in real time according to the Options configuration, as shown in Figure3-130.
- The Address Depth in the Options configuration affects the bit width of wad and rad, the Data Width affects the bit width of di and dout.

## 4. Help

Click "Help" to display the IP Core configuration information page, as shown in Figure3-131.

**Figure3-131 Help**

<b>RAM16SDP</b>	
<b>Information</b>	
Type:	RAM16SDP
Vendor:	GOWIN Semiconductor
Summary:	Shadow memory can be configured as semi dual port mode. In this mode, the shadow memory supports different read and write data widths, and it can be implemented by primitive RAM16SDP1, RAM16SDP2 and RAM16SDP4 or a combination thereof. It can also be initialized by a memory initialization file.
<b>Options</b>	
Option	Description
Width & Depth	<b>Address Depth</b> - Set the size of the address depth.
	<b>Data Width</b> - Set the size of the data width.
Resources Usage	<b>Calculate</b> - Calculate the resource usage in the design and display results below.
	<b>RAM16SDP Usage</b> - Display the number of RAM16SDP used.
	<b>LUT Usage</b> - Display the number of LUT used.
	<b>MUX Usage</b> - Display the number of MUX used.
Initialization	<b>Memory Initialization File</b> - Set the memory initialization file (.mi) path.

The Help page includes a summary of the current IP Core, as well as a brief description of the Options configuration.


## IP Generation Files

As shown in Figure3-132, after customizing the IP, click "OK" to generate three files that are named after the "File Name" specified in the File configuration:

- Design file for the Gowin primitive RAM16SDP instantiation "gowin\_ram16sdp.v";
  - The instantiation template file for the IP design file "gowin\_ram16sdp\_tmp.v";
  - The configuration files for the Gowin Primitive RAM16SDP instantiation "gowin\_ram16sdp.ipc".
- If the language is chosen VHDL, the suffix of first two generated

filenames is .vhd. Taking verilog for instance, the following sections introduce the generated files.

Figure3-132 Configured IP Customization



### Instantiation RAM16SDP Design File

RAM16SDP design file instantiation is a complete Verilog module. RAM16SDP instantiation is generated according to the RAM16SDP configuration that is displayed in the "IP Customization" window, as shown in Figure3-133.

#### Note!

The di and dout data width of the generated instance RAM16SDP are consistent with the RAM16SDP configuration in "IP Customization".

**Figure3-133 Instantiation RAM16SDP Design File**

```

module Gowin_RAM16SDP (dout, di, wad, rad, wre, clk);

output [0:0] dout;
input [0:0] di;
input [0:0] wad;
input [0:0] rad;
input wre;
input clk;

wire gw_gnd;

assign gw_gnd = 1'b0;

|RAM16SDP1 ssram_sdpx1_0 (
    .DO(dout[0]),
    .DI(di[0]),
    .WAD({gw_gnd,gw_gnd,gw_gnd,wad[0]}),
    .RAD({gw_gnd,gw_gnd,gw_gnd,rad[0]}),
    .WRE(wre),
    .CLK(clk)
);

defparam ssram_sdpx1_0.INIT_0 = 16'h0000;

endmodule //Gowin_RAM16SDP

```

### Instantiation Template File for the IP Design File

Considering the practical application for users, the IP Core Generator generates RAM16SDP design file instantiation and also provides the users the template file, as shown in Figure3-134.

**Figure3-134 Instantiation Template File for the IP Design File**

```

Gowin_RAM16SDP your_instance_name(
    .dout(dout_o), //output [0:0] dout
    .di(di_i), //input [0:0] di
    .wad(wad_i), //input [0:0] wad
    .rad(rad_i), //input [0:0] rad
    .wre(wre_i), //input wre
    .clk(clk_i) //input clk
);


```

### RAM16SDP Generation Example

If the user needs to generate RAM16SDP IP with address bit width of 32 and data width of 4, take GW1N-UV9LQ176C6/I5 as an example. As shown in Figure3-135, the Initialization file can be configured in the Initialization window according to the user's needs, click "OK" to generate the RAM16SDP IP design file required by the user.

The directory where the RAM16SDP IP design file is generated is the path for "Create In" in the configuration interface.


Figure3-135 IP Customization of SDP



### 3.7.3 ROM16


ROM16 is an only-read operation mode. The maximum storage capacity of SSRAM varies according to the chip type. In the IP Core Generator interface, click "ROM16", and the relevant information summary of ROM16 will be displayed on the right side of the interface, as shown in Figure3-136.

Figure3-136 Information Summary of ROM16



In the IP Core Generator interface, double-click ROM16 and the "IP Customization" window of ROM16 pops up. This window includes the file configuration, options configuration , port configuration block diagram, and "Help", as shown in Figure3-137.

Figure3-137 IP Customization of ROM16



#### 1. File Configuration

The File configuration is used to configure the information that generates the ROM16 instantiation file, as shown in Figure3-137.

ROM16 file configuration is similar to SP module, please refer to [3.1Block Memory>3.1.1SP](#) file configuration for details.

#### 2. Options

The Options configuration is used for user-defined configuration information for only-read storage, as shown in Figure3-137.

ROM16 options configuration is similar to the SP module, please refer to the Options configuration in [3.1 Block Memory>3.1.1SP](#) for details.

#### 3. Port Configuration Block Diagram

- The configuration block diagram shows the current IP Core configuration results. The bit width of input and output ports is updated in real time according to the Options configuration, as shown in Figure3-137.
- The Address Depth in the Options configuration affects the bit width of ad, the Data Width affects the bit width of dout.

#### 4. Help

Click "Help" to display the IP Core configuration information page, as shown in Figure3-138.

**Figure3-138 Help**

<b>ROM16</b>	
<b>Information</b>	
Type:	ROM16
Vendor:	GOWIN Semiconductor
Summary:	Shadow memory can be configured as ROM mode. In this mode, the shadow memory supports different read data widths, and it can be implemented by primitive ROM16. It can also be initialized by a memory initialization file.
<b>Options</b>	
Option	Description
Width & Depth	<p><b>Address Depth</b> - Set the size of the address depth.</p> <p><b>Data Width</b> - Set the size of the data width.</p>
Resources Usage	<p><b>Calculate</b> - Calculate the resource usage in the design and display results below.</p> <p><b>Block Ram Usage</b> - Display the number of ROM16 used.</p> <p><b>LUT Usage</b> - Display the number of LUT used.</p> <p><b>MUX Usage</b> - Display the number of MUX used.</p>
Initialization	<b>Memory Initialization File</b> - Set the memory initialization file (.mi) path.


The Help page includes a summary of the current IP Core, as well as a brief description of the Options configuration.

### IP Generation Files

As shown in Figure3-139, after customizing the IP, click “OK” to generate three files that are named after the "File Name" specified in the File configuration:

- Design file for the Gowin primitive ROM16 instantiation "gowin\_rom16.v";
- The instantiation template file for the IP design file "gowin\_rom16\_tmp.v";
- The configuration files for the Gowin Primitive ROM16 instantiation "gowin\_rom16.ipc".

If the language is chosen VHDL, the suffix of first two generated filenames is .vhd. Taking verilog for instance, the following sections introduce the generated files.

**Figure3-139 Configured IP Customization**

### Instantiation ROM Design File

ROM16 design file instantiation is a complete Verilog module. ROM16 instantiation is generated according to the ROM16 configuration that is displayed in the "IP Customization" window, as shown in Figure3-140.

#### Note!

The dout data width of the generated instance ROM16 is consistent with the ROM16 configuration in "IP Customization".

### Figure3-140 Instantiation ROM Design File

```

module Gowin_ROM16 (dout, ad);

output [3:0] dout;
input [3:0] ad;

ROM16 ssram_rom_0 (
    .DO(dout[0]),
    .AD(ad[3:0])
);

defparam ssram_rom_0.INIT_0 = 16'h0000;

ROM16 ssram_rom_1 (
    .DO(dout[1]),
    .AD(ad[3:0])
);

defparam ssram_rom_1.INIT_0 = 16'h0000;

ROM16 ssram_rom_2 (
    .DO(dout[2]),
    .AD(ad[3:0])
);

defparam ssram_rom_2.INIT_0 = 16'h0000;

ROM16 ssram_rom_3 (
    .DO(dout[3]),
    .AD(ad[3:0])
);

defparam ssram_rom_3.INIT_0 = 16'h0000;
endmodule //Gowin_ROM16

```

### Instantiation Template File for the IP Design File

Considering the practical application for users, the IP Core Generator generates ROM16 design file instantiation and also provides the users the template file, as shown in Figure3-141.

### Figure3-141 Instantiation Template File for the IP Design File

```

Gowin_ROM16 your_instance_name(
    .dout(dout_o), //output [3:0] dout
    .ad(ad_i) //input [3:0] ad
);

```

### ROM16 Generation Example

If the user needs to generate ROM16 IP with address bit width of 32 and data width of 4, take GW1N-UV9LQ176C6/I5 as an example. As shown in Figure3-135, the Initialization file can be configured in the Initialization window according to the user's needs, click "OK" to generate the ROM16 IP design file required by the user.

The directory where the ROM16 IP design file is generated is the path for "Create In" In the configuration interface.

**Figure3-142 IP Customization of ROM16**